

Contents

List of Figures	ix
List of Tables	xiii
Abbreviations and Acronyms	xv
Abstract	xvii
<i>Resumen</i>	xix
<i>Resum</i>	xxi
1 Introduction	1
1.1 Thesis contributions	6
1.2 Thesis Outline	9
2 Background and Related Work	11
2.1 Network on Chip (NoC)	11
2.1.1 Topology	11
2.1.2 Router	13
2.1.3 Data Unit	14
2.1.4 Switching Technique	14
2.1.5 Flow Control	18
2.1.6 Routing Algorithm	19
2.1.7 Congestion	21
2.1.8 Cache Coherence Protocols	23
2.2 High-Assurance NoCs	28
2.2.1 Time Division Multiplexing	29
3 Thesis Contributions	33
3.1 Performance Improvement with Fully Adaptive Routings	33
3.1.1 Type Based Flow Control and Safe/Unsafe Routing	33
3.1.1.1 Type Based Flow Control (TBFC)	34
3.1.1.1.1 TBFC with Flit-Level Crossbar Switching	34
3.1.1.1.2 TBFC with Packet-Level Crossbar Switching	37
3.1.1.2 Safe/Unsafe Routing Algorithm (SUR)	38
3.1.1.2.1 Deadlock-freedom Property	40

3.1.1.2.2	TBFC+SUR Example	42
3.1.1.3	Performance Evaluation	44
3.1.1.3.1	Analysis Tools and Parameters	44
3.1.1.3.2	Performance Results	46
3.1.2	End Point Congestion Filter	51
3.1.2.1	EPC Example	53
3.1.2.2	EPC Application Scenario Examples	54
3.1.2.3	Switching, VC, and Routing Impact	55
3.1.2.4	EPC Overhead Comparison	55
3.1.2.5	Performance Evaluation	56
3.1.2.5.1	Analysis Tools and Parameters	56
3.1.2.5.2	Performance Results	56
3.2	Network Latency Reduction on CMP	59
3.2.1	Standard PROSA	59
3.2.1.1	PROSA Coherence Protocol	59
3.2.1.2	PROSA Circuit Network	60
3.2.1.3	PROSA Router	64
3.2.1.4	Memory Latency Control Unit	65
3.2.1.5	PROSA Circuit Setup Example	66
3.2.2	PROSA Enhancements	68
3.2.2.1	Coherence Protocol Extension	68
3.2.2.2	Slack on Circuit Setup Process	69
3.2.2.3	Distance Driven Setup Circuit	71
3.2.2.4	PROSA Messages Priorities	71
3.2.3	PROSA Evaluation	72
3.2.3.1	Results	73
3.2.3.2	PROSA Implementation	75
3.2.3.3	Enhanced PROSA	77
3.2.3.4	Circuits for all Messages and Different Priorities	78
3.2.3.5	Bounded Circuits and Slack	80
3.2.3.6	Discussion	81
3.3	High Assurance Networks for CMPs	83
3.3.1	Router-Level Strong Isolation	83
3.3.2	Synchronized Token Propagation	84
3.3.3	Supporting a Higher Number of Domains	87
3.3.4	Supporting a Lower Number of Domains	88
3.3.5	Handling the Transient to Regime	88
3.3.6	Router Architecture	89
3.3.7	Experimental Results	90
3.3.7.1	Zero-Load Latency	92
3.3.7.2	Network Performance	95
3.4	Proposals Digest	97
4	Achieving Balanced Buffer Utilization with a Proper Co-design of Flow Control and Routing Algorithm	101
4.1	Abstract	102

4.2	Introduction	102
4.3	TBFC Description	103
4.3.1	TBFC with Flit-Level Switching	104
4.3.2	TBFC with Packet-Level Crossbar Switching	106
4.4	Safe/Unsafe Routing Algorithm	107
4.4.1	Deadlock-freedom property	110
4.4.2	TBFC+SUR Example	112
4.5	Performance Evaluation	114
4.5.1	Analysis Tools and Parameters	114
4.5.2	Performance Result.	115
4.6	Related Work	117
4.7	Conclusion	119
5	End-Point Congestion Filter for Adaptive Routing with Congestion-Insensitive Performance	121
5.1	Abstract	122
5.2	Introduction	122
5.3	EPC Filter	123
5.3.1	EPC Example	125
5.3.2	EPC Application Scenario Examples	125
5.3.3	Switching, VC, and Routing Impact	126
5.3.4	EPC Overhead Comparison	127
5.4	Performance Evaluation	128
5.4.1	Analysis Tools and Parameters	128
5.4.2	Performance Results	128
5.5	Related Work	129
5.6	Conclusions	130
6	PROSA: Protocol-Driven NoC Architecture	131
6.1	Abstract	132
6.2	Introduction	132
6.3	Coherence Protocol Analysis	133
6.4	PROSA	136
6.4.1	PROSA Coherence Protocol	136
6.4.2	PROSA Circuit Network	137
6.4.3	PROSA Router	140
6.4.4	Memory Latency Control Unit	141
6.4.5	PROSA Circuit Setup Example	142
6.5	PROSA Evaluation	143
6.5.1	Results	144
6.5.2	PROSA Implementation	146
6.6	Related Work	147
6.7	Conclusions	148
7	PROSA: Protocol-Driven Network on Chip Architecture	151
7.1	Abstract	152
7.2	Introduction	152

7.3	Coherence Protocol Analysis	154
7.4	PROSA	156
7.4.1	Standard PROSA	157
7.4.1.1	PROSA Coherence Protocol	157
7.4.1.2	PROSA Circuit Network	158
7.4.1.3	PROSA Router	161
7.4.1.4	Memory Latency Control Unit	162
7.4.1.5	PROSA Circuit Setup Example	163
7.4.2	PROSA Enhancements	165
7.4.2.1	Coherence Protocol Extension	165
7.4.2.2	Slack on Circuit Setup Process	166
7.4.2.3	Distance Driven Setup Circuit	167
7.4.2.4	PROSA _{dd} Messages Priorities	168
7.5	PROSA Evaluation	168
7.5.1	Results	170
7.5.2	PROSA Implementation	172
7.5.3	Enhanced PROSA	174
7.5.3.1	Circuits for all Messages and Different Priorities	174
7.5.3.2	Bounded Circuits and Slack	176
7.6	Discussion	178
7.7	Related Work	179
7.8	Conclusions	181
8	A Low-Latency Reconfigurable Time-Division Multiplexed Network-on-chip for High-Assurance Systems	183
8.1	Abstract	184
8.2	Introduction	184
8.3	Related Work	186
8.4	The Strong Isolation Requirement in High-Assurance Systems	187
8.4.1	Time Division Multiplexing	189
8.5	Target Architecture	189
8.5.1	Partition-Aware TDM	191
8.6	CDG-driven Strong Isolation	191
8.6.1	Router-Level Strong Isolation	191
8.6.2	Synchronized Token Propagation	192
8.6.3	Supporting a Higher Number of Domains	195
8.6.4	Supporting a Lower Number of Domains	196
8.6.5	Handling the Transient to Regime	197
8.6.6	Router Architecture	197
8.7	Experimental Results	199
8.7.1	Zero-Load Latency	200
8.7.2	Network Performance	202
8.8	Conclusions	204
9	Conclusions	207
9.1	Thesis Conclusions	207

9.2 Publications	209
References	211