Contents

List of Figures **xiii**

List of Tables **xv**

Abbreviations and Acronyms **xvii**

Abstract **xix**

Resumen **xxi**

Resum **xxiii**

1 Introduction **1**
1.1 Background: Shared Resources in Chip Multiprocessors 2
1.1.1 Chip Multiprocessor 3
1.1.2 Cache Hierarchy 5
1.1.3 Network On-Chip 7
1.1.3.1 Photonics Interconnects 8
1.2 Main Contributions of the Thesis 9
1.3 Thesis Outline 10

2 Related Work **13**
2.1 Optical Interconnects 14
2.1.1 Optical Devices 14
2.1.2 Optical Networks On-Chip 15
2.2 Adaptive Cache Organizations 17
2.2.1 Cache Partitioning 18
2.2.2 Cooperative Caching 20
2.2.3 Other Approaches 21
2.3 Energy Consumption in the Cache Hierarchy 22
2.3.1 Reducing Energy Consumption in Caches 22
2.3.2 Alternative Technologies 24
2.4 Summary 24

3 Experimental Framework **27**
3.1 Simulation Framework 28
3.1.1 Multi2Sim 28
3.1.1.1 Chip Multiprocessor 29

3.1.1.2 Cache Hierarchy 30
3.1.1.3 NMOESI coherence protocol 31
3.1.1.4 Interconnection Layer 31
3.1.2 DRAMSim2 33
3.1.3 CACTI 6.5 33
3.2 Benchmark Suites 34

4 Accurately Modeling an Optical-NoC in a Detailed Simulation Environment 37
4.1 Background on Optical Interconnects 38
4.1.1 Silicon Photonics Devices 38
4.1.2 Working Example 40
4.1.3 Communication Schemes 41
4.1.3.1 Dense Wavelength Division Multiplexing 43
4.2 Modeling the Components of an Optical Network-on-Chip 44
4.3 Studied System: CMP with ONoC 48
4.3.1 Optical Token-based Arbitration 50
4.3.2 Experimental Setup 50
4.4 Experimental Results 53
4.4.1 Benchmark Characterization 53
4.4.2 Individual Execution 56
4.4.3 Multiprogram Workloads 58
4.4.4 Power Consumption 60
4.5 Summary 62

5 FOS: A Low Power Cache Organization for Chip Multiprocessors 65
5.1 Cache Demands and Performance Analysis 66
5.2 Flat On-chip Storage 68
5.2.1 Buffer Management Mechanism 69
5.2.2 Buffer Management Mechanism Evaluation 72
5.2.3 Implementation Issues and Shared Data Support 75
5.3 FOS Network-on-Chip 78
5.3.1 FOS ONoC 79
5.3.2 Energy Consumption in the FOS ONoC 81
5.4 Experimental Framework and Studied Approaches 83
5.4.1 Simulation Setup 83
5.4.2 Studied Approaches 84
5.4.3 Design of Multiprogram Workloads 85
5.5 Experimental Results 86
5.5.1 Energy Consumption of Multiprogram Workloads 86
5.5.2 Performance Evaluation of Individual Applications 89
5.5.3 Performance and Cache Space Management Evaluation for Multiprogram Workloads 90
5.5.4 Energy Efficiency 95
5.6 Summary 96

6 FOS-Mt: An efficient Flat Storage Organization for Multithreaded Workloads 99
6.1 Background: the FOS architecture . . . 100
6.2 Flat On-chip Storage for Multithreaded Applications . . . 100
6.2.1 FOS-Mt Architecture Overview . . . 100
6.2.2 FOS-Mt Architecture: Detailed Implementation . . . 102
6.2.3 Off-Core Buffer Management . . . 108
6.3 FOS-Mt Optical Network-on-Chip . . . 114
6.3.1 FOS ONoC . . . 115
6.3.2 Energy model . . . 117
6.4 Experimental Framework . . . 118
6.4.1 Studied Approaches . . . 119
6.5 Experimental Results . . . 122
6.5.1 Impact of the PTA Size on Performance . . . 122
6.5.2 Impact of the Optical Ring in FOS-Mt . . . 124
6.5.3 Energy Evaluation . . . 125
6.5.4 Performance analysis . . . 129
6.5.5 Energy Efficiency . . . 130
6.5.6 Comparison against Cache Decay Approaches . . . 131
6.6 Summary . . . 133

7 Conclusions 135
7.1 Contributions . . . 136
7.2 Future Directions . . . 138
7.3 Publications . . . 138

References 141