

# Contents

<b>1</b>	<b>Introduction and Motivation</b>	<b>1</b>
1.1	Thesis contributions . . . . .	5
1.2	Thesis overview . . . . .	6
<b>2</b>	<b>Background</b>	<b>9</b>
2.1	Processor Design in the ULSI era . . . . .	9
2.1.1	The Network-on-Chip Paradigm . . . . .	10
2.1.2	From GALS to Voltage and Frequency Island Design . .	11
2.2	Manufacturing challenges in the ULSI era . . . . .	14
2.2.1	Process Variations . . . . .	14
2.2.2	3D Stacking Technology . . . . .	17
2.3	Summary . . . . .	20
<b>3</b>	<b>Modeling PVT Variations in ULSI designs</b>	<b>21</b>
3.1	Related Work . . . . .	22
3.2	Modeling Within-die Process Variations . . . . .	25
3.2.1	Modeling Wire Dimension Variation . . . . .	25
3.2.2	Modeling $L_{eff}$ Systematic Variation . . . . .	26
3.2.3	Modeling Random Threshold Voltage Variation . . . . .	29
3.3	Modeling Environmental Variations . . . . .	30
3.3.1	Modeling Supply Voltage Variations . . . . .	31
3.3.2	Modeling Thermal Variations . . . . .	32
3.4	A Framework for Injecting PVT Variations into ULSI circuits .	33
3.4.1	Framework Kernel . . . . .	35
3.4.2	Framework Metrics . . . . .	37

3.5	Putting the Framework into Work . . . . .	39
3.5.1	Predicting Process Variability . . . . .	39
3.5.2	Predicting Voltage Supply Variation Effects . . . . .	41
3.6	Conclusions . . . . .	43
<b>4</b>	<b>Characterizing NoC-based Designs under Process Variations</b>	<b>45</b>
4.1	Characterizing sub-45nm Link Delay Variability . . . . .	46
4.1.1	NoC link design background . . . . .	47
4.1.2	Analyzing the Impact of Back-End Variability . . . . .	51
4.1.3	Analyzing the Impact of Front-end Random Variation . . . . .	52
4.1.4	Computing delays for each link . . . . .	54
4.1.5	Combining all sources of variation . . . . .	55
4.2	Characterizing Variability in NoCs . . . . .	56
4.2.1	Designing a Network-on-Chip . . . . .	56
4.2.2	Variability in the Router . . . . .	60
4.2.3	Variability in Links . . . . .	63
4.2.4	Variability in the NoC . . . . .	66
4.3	Assessment of Variability Robustness of MPSOC Architectures . . . . .	67
4.3.1	System under Test . . . . .	67
4.3.2	Injecting Variations into the LEON Processor . . . . .	70
4.3.3	Synchronous vs Mesochronous NoC . . . . .	72
4.4	Conclusions . . . . .	74
<b>5</b>	<b>Addressing Within-die Systematic Variations in NoC-based Designs</b>	<b>77</b>
5.1	Related Work . . . . .	78
5.2	Towards a Variation-Aware Application Mapping in NoC based CMPs . . . . .	80
5.2.1	Architecting Frequency Islands in GALS-based NoCs . . . . .	80
5.2.2	Consequences of Variability in GALS based NoCs . . . . .	82
5.2.3	Implications of Region Shape on Network Performance . . . . .	89
5.3	Variation-Aware Application Mapping in NoC-based CMPs . . . . .	91
5.3.1	Evaluation Methodology . . . . .	96
5.3.2	Evaluation . . . . .	100
5.4	Conclusions . . . . .	107

<b>6</b>	<b>Facing Permanent and Variation-Induced Timing Failures in NoC Links</b>	<b>109</b>
6.1	Related work . . . . .	110
6.2	Problem Statement . . . . .	111
6.3	Variable Phit Size NoC Architecture . . . . .	113
6.3.1	Omega Crossbar Design . . . . .	116
6.3.2	Variable Phit Size Flit Injection . . . . .	118
6.3.3	Variable Phit Size Flit Ejection . . . . .	121
6.3.4	Link Crossbar Design . . . . .	121
6.4	Evaluation . . . . .	122
6.4.1	NoC Link Model . . . . .	122
6.4.2	Injecting Process Variations into NoC Links . . . . .	123
6.4.3	Performance Evaluation . . . . .	124
6.4.4	Area Results . . . . .	126
6.5	Conclusions . . . . .	128
<b>7</b>	<b>Facing Defective TSVs in 3D NoC Links</b>	<b>131</b>
7.1	Related Work . . . . .	133
7.2	An Effective Fault-Tolerant Vertical Link Design . . . . .	134
7.2.1	Fault-Tolerant $\frac{N}{2} + m$ 3D Link Architecture . . . . .	134
7.2.2	Integrating the Vertical Link into the Switch Architecture	137
7.2.3	Timing Analysis . . . . .	137
7.2.4	Omega Network Properties for Fault Tolerance Support	140
7.3	Evaluation . . . . .	140
7.3.1	Yield . . . . .	140
7.3.2	Area Overhead . . . . .	142
7.3.3	Fault-Tolerant Vertical Link Timing Analysis . . . . .	145
7.4	Reaching Higher Frequencies with the Fault-Tolerant Vertical Link Design . . . . .	146
7.4.1	Evaluation . . . . .	149
7.5	Conclusions . . . . .	150
<b>8</b>	<b>Conclusions and Future Directions</b>	<b>151</b>
8.1	Conclusions . . . . .	151
8.2	Future Directions . . . . .	155

8.3 Publications related to this thesis . . . . .	156
<b>A Switch Architectures</b>	<b>161</b>
A.1 MPSoC Switch architecture . . . . .	161
A.2 A 3D Modular Switch Architecture . . . . .	162
<b>Bibliography</b>	<b>165</b>