

Contents

Acknowledgements	iii
Abstract	xvii
Resumen	xix
Resum	xxi
1 Introduction	1
1.1 Motivation	1
1.2 Objectives	6
1.3 Contributions	7
1.4 Dissertation Outline	9
2 Technical Background and Related Work	11
2.1 On-chip Interconnection Networks	11
2.1.1 Design Factors	12
2.2 Interconnection Network Basics	13
2.2.1 Network Topology	14
2.2.2 Switch Device	21
2.2.3 Data Units	24
2.2.4 Switching	24
2.2.5 Flow Control	30
2.2.6 Arbitration	32
2.2.7 Routing	33
2.3 Related Work	36

2.4 Conclusions	40
3 NR-Mesh Topology	43
3.1 NR-Mesh	44
3.1.1 Tile-Based Design	45
3.1.2 Injection Algorithm	47
3.1.3 Network Routing Algorithms	50
3.1.4 Topology Properties	55
3.2 Power Management Algorithm	57
3.2.1 Algorithm for Switching Off an Input Port	58
3.2.2 Algorithm for Routing Messages	59
3.2.3 Algorithm for Switching On a Port	60
3.3 Performance Evaluation	62
3.3.1 Evaluated parameters	63
3.3.2 Simulation Model	64
3.3.3 Implementation Results	67
3.3.4 Analysis with Synthetic Traffic	68
3.3.5 Analysis with Applications	72
3.3.6 Additional Performance Comparisons and Analysis . .	74
3.4 Conclusions	82
4 PC-Mesh Topology	85
4.1 PC-Mesh	87
4.1.1 Tile-Based Design	87
4.1.2 Injection Algorithm	88
4.2 Power Management Algorithm	92
4.3 Fault tolerance	94
4.4 Performance Evaluation	95
4.4.1 Threshold Analysis	95
4.4.2 Synthetic Traffic Results	98
4.4.3 Application Execution Time and Power Results	99
4.4.4 Results with Overloaded Systems	100
4.5 NR-Mesh versus PC-Mesh topology	103
4.5.1 Uniform Synthetic Traffic	103
4.5.2 Real Applications	104

4.6 Conclusions	105
5 HPC-Mesh Topology	107
5.1 HPC-Mesh	108
5.1.1 Tile-Based Design	109
5.1.2 Injection Algorithm	110
5.2 Fault tolerance	112
5.2.1 Faulty subnetworks	113
5.2.2 Faulty switches	113
5.3 Performance Evaluation	114
5.3.1 Synthetic Traffic Results	115
5.3.2 Real Application Results	116
5.3.3 Performance Under Faulty Networks	118
5.4 Towards a 3D mesh structure	120
5.5 Conclusions	122
6 HNPC-Mesh Topology	125
6.1 HNPC-Mesh	125
6.2 Tile Based Design	126
6.3 Injection algorithm	127
6.4 Performance Analysis	128
6.4.1 Real Applications	129
6.4.2 Real Applications with Background Traffic	130
6.5 Conclusions	131
7 Conclusions	133
7.1 Conclusions	133
7.2 Contributions	134
7.3 Future Work	136
7.4 Industry Internships and Related Publication	136
Bibliography	139