

Contents

Abstract	v
Resumen	vii
Resum	ix
Acknowledgements	xi
Contents	xiii
List of Figures	xvii
List of Tables	xix
Acronyms	xxi
1 Introduction	1
1.1 Motivation	1
1.1.1 Power-Aware Multicore Processors	1
1.1.2 Real-Time Task Partitioners and Schedulers	2
1.1.3 Memory Controller Scheduling Policies	3
1.1.4 Dynamic Execution Time Estimation	4
1.2 Contributions of the Thesis	4
1.3 Thesis Outline	7
2 Related Work	9
2.1 Real-Time Scheduling in Power-Aware Multicore Processors	9
2.1.1 Task Partitioning	11
2.1.2 Task Migration	11
2.2 Memory Controller Scheduling Policies	12
2.3 Execution Time Estimation	13
3 System Model	17
3.1 Baseline Design	17
3.1.1 Real-Time Tasks	19
3.1.2 Power-Aware Scheduler	19
3.2 The Multi2Sim Simulation Framework	21
3.2.1 Simulation Models	22

3.2.2	Main Proposed Extensions	22
3.2.2.1	Task Repetition	23
3.2.2.2	Priority	24
3.2.2.3	Frequency	25
3.2.2.4	Latency of Frequency Changes	25
3.2.2.5	Task Partitioner	26
4	Task Partitioning	29
4.1	Introduction	29
4.2	Partitioning Heuristics	30
4.2.1	HRT Heuristic	30
4.2.2	Power-Aware HRT Scheduler	31
4.2.3	Providing Support for SRT Tasks	32
4.3	Experimental Evaluation	35
4.3.1	Designing and Planning Mix Execution for HRT Tasks	36
4.3.2	Designing Hybrid Mixes	39
4.3.3	Energy Savings for HRT Mixes	39
4.3.4	Energy Savings versus Deadline Misses for Hybrid Mixes	42
4.4	Conclusions	46
5	Task Migration	47
5.1	Introduction	47
5.2	Proposed Task Migration Heuristics	47
5.2.1	<i>Single Option Migration</i> Policies	48
5.2.2	<i>Multiple Option Migration</i> Dynamic Partitioner	49
5.3	Experimental Results	51
5.3.1	Impact of Applying Migrations at Specific Points of Time	53
5.3.2	Comparing <i>MOM</i> versus <i>SOM</i> Variants	56
5.4	Conclusions	59
6	Memory Controller Scheduling Policies	61
6.1	Introduction	61
6.2	Power-Aware Scheduler	62
6.3	Memory Controller	62
6.3.1	<i>HRT Requests First</i>	63
6.3.2	<i>Active Task Requests First</i>	64
6.4	Experimental Results	65
6.5	Conclusions	69
7	Dynamic Execution Time Estimation	71
7.1	Introduction	71
7.2	System Architecture	72
7.2.1	Partitioning and Scheduling	73
7.2.2	Memory System	73
7.3	<i>Processor-Memory</i> Model	74
7.4	Model Validation	76
7.5	<i>Frequency Selection Policy</i> based on the <i>Proc-Mem</i> Model	80
7.5.1	Scheduler Working Behavior	80

7.5.2 Experimental Results	81
7.6 Conclusions	83
8 Conclusions	85
8.1 Contributions	85
8.2 Publications	87
References	91