Open-End Winding Induction Machine Fed by a Dual-Output Indirect Matrix Converter

Javier Riedemann, Member, IEEE, Jon Clare, Senior Member, IEEE, Pat Wheeler, Member, IEEE, Ramon Blasco-Gimenez, Senior Member, IEEE, Marco Rivera, Member, IEEE, Ruben Pena, Member, IEEE

Abstract—Open-ended winding induction machines fed from standard two-level Voltage Source Inverters (VSI) provide an attractive arrangement for AC drives. An alternative approach is to use a dual output Indirect Matrix Converter (IMC). It is well known that the IMC provides fully bidirectional power flow operation, with small input size filter requirements. Whilst a standard IMC consists of an AC-DC matrix converter input stage followed by a single VSI output stage, it is possible to replicate the VSI to produce multiple outputs. In this paper an open-end winding induction machine fed by an IMC with two output stages is presented. The IMC modulation strategy aims to reduce the common-mode voltage whilst compensating any zero sequence voltage fed to the machine. The system is modeled using a PSIM and MATLAB/Simulink platform. Experimental results demonstrating the viability of the method are presented using a 7.5 kW prototype.

Index Terms—Matrix converters, Space vector pulse width modulation, Variable speed drives.

I. INTRODUCTION

A N OPEN-END winding induction machine fed by two 2-level VSIs, offers several advantages when compared to a standard wye or delta connected induction machine drive. The main features of an open-winding induction machine drive can be summarized as [1]-[2]:

1. Equal power input from both sides of each winding, thus each VSI is rated at half the machine power rating.
2. Each phase stator current can be controlled independently; possibility to have twice the effective switching frequency (depending on the modulation strategy).
3. Extensibility to more phases, therefore multiphase induction machines can be considered if current reduction is required; possibility of reducing common-mode voltage (CMV).
4. Certain degree of fault tolerance, as there is voltage space vector redundancy.

However, an open-ended winding induction machine drive can have some drawbacks, such as [1]: possibility of zero sequence current flowing in the machine, because of the occurrence of zero sequence voltage, and more complex power converter requirements, i.e. more power devices, circuit gate drives, etc.

In addition, the open-ended winding approach can be used in other applications such as power transformers [3] or synchronous machine drives in wind power generation systems [4].

In the recent decades, a significant research effort has been focused on direct frequency changing power converters, such as the Matrix Converter (MC) [5] or the Indirect Matrix Converter [6]. It is known that these power converter topologies offer a suitable solution for direct AC-AC conversion, achieving sinusoidal input and output currents, bidirectional power flow capability and controllable input power factor, without using bulky energy storage elements [6].

Several works have been focused on investigating the open-end winding topology based on direct matrix converters. This topology requires a total of 18 bidirectional switches (i.e. 36 IGBTs and diodes) and achieves a maximum output voltage of 1.5 times the input phase voltage as reported in [7], where the dual-matrix converter scheme is described and a modulation strategy is proposed intended to reduce the common-mode voltage at the load terminals. Experimental results are shown using open-loop V/f control strategy for an induction motor. In [8]-[9] a detailed mathematical analysis of this topology is presented. Additionally a modulation strategy aiming to reduce the CMV is studied and experimental results are shown for a passive resistive-inductive load. Moreover, the dual-matrix converter scheme has been widely studied for applications in multiphase open-end winding AC drives. For instance, in [10] a three-to-five dual matrix converter topology is studied; in this case a total of 60 power devices are required and a switching...
strategy to reduce the CMV is proposed. The system is experimentally verified with a 5kW, 5-phase induction machine. The same authors propose in [11] a similar approach for a three-to-seven dual matrix converter system (96 IGBTs and diodes required) where the modulation strategy proposed aims to eliminates the CMV and simulation results for an induction machine load are presented.

On the other hand, relatively few publications concerning the open-end winding topology based on the indirect matrix converter can be found [12]-[14]. In [13] a modulation strategy intended to reduce the CMV is presented and preliminary experimental results are shown for an R-L load. In [12] two modulation strategies are proposed for the system: A Space Vector Modulation (SVM) strategy intended to reduce the zero sequence voltage and a carrier-based modulation (SPWM) strategy that produces only high frequency zero sequence voltage components. Simulations results for a passive load are presented. In [14] a five-leg open-end winding topology based on the IMC is proposed. In this case as one leg of the output inverters must be shared by two phase windings of the load, additional constraints arise regarding the modulation strategy. Simulation results for a passive load are shown.

In this paper an experimental investigation into the application of an IMC with two output stages to supply energy to an open-ended winding induction machine is presented. The topology is depicted in Fig. 1, where the input stage, consisting of an AC-DC matrix converter, provides the DC link voltage for the two VSI output stages. The modulation strategy for the input converter is standard [15] and aims to provide the DC voltage for the output stages. The modulation strategy for the output stages uses only voltage space vectors which do not produce common-mode voltage at the machine terminals [16]. Moreover, the zero sequence voltage at the machine terminals is reduced by decreasing the average zero sequence volt-seconds within each sampling period [17]. Preliminary results with the application of this topology to an open-ended winding machine were presented in [13] and the concept is further developed and verified in this paper. The proposed approach is modeled using a PSIM/MATLAB platform and experimentally verified in a 7.5 kW rig. Simulation and experimental results are presented and discussed.

II. DUAL-OUTPUT STAGE INDIRECT MATRIX CONVERTER

Regarding the topology in Fig. 1, the modulation strategy for the rectifier aims to obtain the maximum positive DC link voltage in each sampling period. Usually, the Pulse Width Modulation (PWM) reference signal is chosen to operate the converter with unity displacement power factor at the input. The output stage of the IMC consists of two VSI. Each inverter can produce eight space voltage vector locations independent of the other, resulting in a total of 64 voltage vector combinations. The six-terminal open-end winding induction machine is connected between the VSI outputs. Considering the six bidirectional switches of the input stage and the two output stages, a total of 24 discrete IGBTs and diodes are needed in this topology.

III. COMMON-MODE VOLTAGE

Conventional PWM inverters generate alternating common-mode voltages relative to ground which generate currents through the motor parasitic capacitances to the rotor iron [18]. These currents find their way via the motor bearings back to the grounded stator case. The so-called bearing currents have been found to be a major cause of premature bearing failure in PWM inverter motor drives [19]. One of the main advantages of the open-end winding topology is the possibility of reducing the common-mode voltage at the machine terminals and this has been the research topic of several investigators [7]-[11], [13], [20]-[24]. For the topology depicted in Fig. 1, the common-mode voltage is given by [16]:

$$v_{cm} = \frac{1}{6}(v_{A1G} + v_{B1G} + v_{C1G} + v_{A2G} + v_{B2G} + v_{C2G})$$

where $v_{A1G}$, $v_{B1G}$, $v_{C1G}$, with $i = 1,2$, are the pole voltages of each inverter with respect to the grounded neutral point of the source (Fig. 1). These voltages can be also expressed as:

$$v_{A1G} = S_{Ap1}v_{pg} + S_{Bn1}v_{ng}$$
$$v_{B1G} = S_{Bp1}v_{pg} + S_{Bn1}v_{ng}$$
$$v_{C1G} = S_{Cp1}v_{pg} + S_{Cn1}v_{ng}$$

where $v_{pg}$ and $v_{ng}$ are the voltages of the positive and negative rail of the DC link with respect to the grounded neutral point of the source, respectively; $S_{xpi}, S_{xni} \in \{0,1\}$ with $x = A,B,C$, $i = 1,2$ are the switching functions of the inverter devices (0: switch opened, 1: switch closed) and $S_{xni} = 1 - S_{xpi}$ (because of the complementary operation of the upper and lower switches of each inverter leg). Therefore,

$$v_{cm} = \frac{1}{6}((S_{Ap1} + S_{Bp1} + S_{Cp1} + S_{Ap2} + S_{Bp2} + S_{Cp2})v_{pg}$$
$$+(S_{Bn1} + S_{Bn1} + S_{Cn1} + S_{Bn2} + S_{Bn2}$$
$$+ S_{Cn2})v_{ng})$$

Let $N_{sw} = S_{Ap1} + S_{Bp1} + S_{Cp1} + S_{Ap2} + S_{Bp2} + S_{Cp2}$, thus

$$v_{cm} = \frac{1}{6}[N_{sw}v_{pg} + (6 - N_{sw})v_{ng}]$$

Where $N_{sw}$ is the number of upper inverter switches closed. The squared RMS value of the common-mode voltage is:
\[ v_{cm}^{2} = \frac{1}{36T} \int_{0}^{T} \left[ N_{sw} v_{pg} + (6 - N_{sw}) v_{ng} \right]^2 \, dt \]  

where \( T \) is the period of \( v_{pg} \) (equals the period of \( v_{ng} \)). Further expansion yields:

\[ 36v_{cm}^{2} = N_{sw} \frac{1}{T} \int_{0}^{T} v_{pg}^{2} \, dt \]

\[ + 2N_{sw}(6 - N_{sw}) \frac{1}{T} \int_{0}^{T} v_{pg} v_{ng} \, dt \]

\[ + (6 - N_{sw})^2 \frac{1}{T} \int_{0}^{T} v_{ng}^{2} \, dt \]  

The voltages of the DC link rails are given by:

\[ v_{pg} = S_{ap} v_a + S_{bp} v_b + S_{cp} v_c \]

\[ v_{ng} = S_{an} v_a + S_{bn} v_b + S_{cn} v_c \]  

(7)

where \( v_a, v_b \) and \( v_c \) are the converter input phase voltages and \( S_{xp}, S_{xn} \) with \( x = a, b, c \) are the switching functions of the rectifier (see section IV-A). Accordingly \( v_{pg} \) and \( v_{ng} \) will always be segments of different input phase voltages and

\[ |v_{pg}(t)| = |v_{ng}(t - t_o)| , t_o \in \mathbb{R} \]  

thus

\[ \int_{0}^{T} v_{pg}^{2} \, dt = \int_{0}^{T} v_{ng}^{2} \, dt \]  

Differentiating (6) with respect to \( N_{sw} \) and equating to zero, it can be found that \( v_{cm}^{2} \) (and implicitly \( v_{cm}^{2} \)) achieves a minimum value at \( N_{sw} = 3 \), which means that in order to reduce the RMS common-mode voltage at the machine terminals, only three upper inverter switches should be closed at each switching period.

This can be further investigated by considering a virtual midpoint of the DC link as a reference point (see point 0 in Fig. 1). Then, (1) can be rewritten as:

\[ v_{cm} = \frac{1}{6} (v_{A10} + v_{B10} + v_{CI0} + v_{A20} + v_{B20} + v_{C20}) + v_{og} \]  

(10)

where the contributions of the input and output stages to the overall common-mode voltage have been separated (\( v_{pg} \) and \( v_{cm0} \), respectively). The voltage \( v_{og} \) is the voltage between the reference point 0 and the grounded neutral point of the source. This voltage can be calculated as:

\[ v_{og} = \frac{1}{2} \left[ (S_{ap} + S_{an}) v_a + (S_{bp} + S_{bn}) v_b + (S_{cp} + S_{cn}) v_c \right] \]  

(11)

It can be seen in (11) that \( v_{og} \) depends on the modulation of the input stage, which in this work is totally defined by the duty cycles of the rectifier stage (see IV-A). Thus, \( v_{og} \) will have a predictable and bounded value. On the other hand, the voltage \( v_{cm0} \) can be rewritten as:

\[ v_{cm0} = \frac{1}{6} \left[ N_{sw} \frac{v_{DC}}{2} + (6 - N_{sw}) \left( -\frac{v_{DC}}{2} \right) \right] \]

\[ = \frac{1}{6} [N_{sw} v_{DC} - 3v_{DC}] \]  

(12)

Therefore, it can be seen in (12) that by using \( N_{sw} = 3 \), the contribution of the output inverters to the common-mode voltage is eliminated [16].

IV. MODULATION FOR THE IMC WITH TWO OUTPUT STAGES

A. Modulation of the input (rectifier) stage

The input (rectifier) stage of the converter is modulated, using Space Vector Modulation (SVM). To obtain a maximum positive DC link voltage, commutation between the largest and second largest positive line input voltages is carried out [15]. For the modulation algorithm, a current reference vector is used and six sectors are considered as shown in Fig. 2a and 2b. The reference current vector is chosen with zero phase shift angle respect to the input phase voltage vector (see Fig. 2a). In this way, unity displacement power factor operation is achieved at the converter input. Fig. 2b also shows the current reference vector in the first sector with \( \theta_{ref,i} \) the angle of the current vector referred to the sector.

The \( \gamma - \delta \) duty cycles for the rectifier SVM are given by [15]:

\[ d_{\gamma} = \frac{d_{\gamma}}{d_{\gamma} + d_{\delta}} , \quad d_{\delta} = \frac{d_{\delta}}{d_{\gamma} + d_{\delta}} \]  

(13)

with

\[ d_{\gamma} = \sin(\pi / 3 - \theta_{ref,i}) , \quad d_{\delta} = \sin(\theta_{ref,i}) \]  

(14)

![Fig. 2. a) Sector definition for the input rectifier and b) current vectors.](image)

The modulation of the rectifier results in, depending on the sextant, an upper (or lower) switch closed (corresponding to the highest absolute value of the input phase voltage) and two lower (upper) switches modulated according to (13).

B. Modulation for the IMC Output Stages

For the topology depicted in Fig. 1, the aim of the modulation strategy for the output stages is to reduce \( v_{cm} \), whilst providing the desired machine phase voltages. The voltage vectors for
inverter 1 are shown in Table I; the same space vectors are valid for inverter 2 but with superscript 2.

**TABLE I. SWITCHING STATES OF THE INDIVIDUAL INVERTERS**

<table>
<thead>
<tr>
<th>States of inverter 1 [S_{Ap1} S_{Bp1} S_{Cp1}]</th>
</tr>
</thead>
<tbody>
<tr>
<td>[V_1^i = [1 \ 0 \ 0]]</td>
</tr>
<tr>
<td>[V_1^j = [1 \ 1 \ 0]]</td>
</tr>
<tr>
<td>[V_1^k = [0 \ 1 \ 1]]</td>
</tr>
<tr>
<td>[V_2^i = [0 \ 0 \ 1]]</td>
</tr>
<tr>
<td>[V_2^j = [1 \ 0 \ 1]]</td>
</tr>
<tr>
<td>[V_2^k = [1 \ 1 \ 1]]</td>
</tr>
<tr>
<td>[V_3^i = [0 \ 0 \ 0]]</td>
</tr>
</tbody>
</table>

Let \(V_{ij} = [V_i^j V_j^i]^T\) with \(i, j = 1 \ldots 8\), be the phase voltage vector combination of the dual-inverter output. A representation of the vector locations is shown in Fig. 3 [16].

According to Section III, a voltage vector producing null common-mode voltage \(v_{cm0}\) should have only three upper switches closed (\(N_{sw} = 3\)). Considering, for instance, the dual-inverter space vector \(V_{14} = [1 \ 0 \ 0 \ 1 \ 1]\), the common-mode voltage \(v_{cm0}\) generated by the output stages of the IMC is given by (10), where in this case:

\[
v_{A10} = v_{B20} = v_{C20} = \frac{V_{DC}}{2}
\]

and

\[
v_{B10} = v_{C10} = v_{A20} = -\frac{V_{DC}}{2}
\]

Therefore

\[
v_{cm0} = \frac{1}{6} \left( \frac{V_{DC}}{2} - \frac{V_{DC}}{2} - \frac{V_{DC}}{2} + \frac{V_{DC}}{2} + \frac{V_{DC}}{2} \right) = 0
\]

The same procedure can be used to verify that voltage vectors given in Table II generate zero \(v_{cm0}\) [16].

![Space vector locations of the dual-inverter scheme.](image)

Hence, to eliminate \(v_{cm0}\) and maximize the output load voltage, the modulation strategy for the output inverters considers the zero voltage vectors \(\{V_{78}, V_{87}\}\) and the largest active voltage vectors \(\{V_{14}, V_{25}, V_{36}, V_{41}, V_{52}, V_{63}\}\) (see Fig. 3).

Let that it is possible to use all of the active vectors given in Table II (rather than just the largest ones), but this complicates the algorithm and the benefits in terms of current/voltage Total Harmonic Distortion (THD) are not significant (less than 2% according to simulations).

**TABLE II. SPACE VECTORS WITH ZERO COMMON-MODE VOLTAGE CONTRIBUTION**

<table>
<thead>
<tr>
<th>Space vector combinations [S_{Ap1} S_{Bp1} S_{Cp1} S_{Ap2} S_{Bp2} S_{Cp2}]</th>
</tr>
</thead>
<tbody>
<tr>
<td>[V_{14} = [1 \ 0 \ 0 \ 1 \ 1 \ 0]]</td>
</tr>
<tr>
<td>[V_{25} = [1 \ 1 \ 0 \ 0 \ 1 \ 0]]</td>
</tr>
<tr>
<td>[V_{36} = [0 \ 1 \ 0 \ 1 \ 0 \ 1]]</td>
</tr>
<tr>
<td>[V_{41} = [0 \ 1 \ 1 \ 0 \ 0 \ 1]]</td>
</tr>
<tr>
<td>[V_{52} = [0 \ 0 \ 1 \ 1 \ 1 \ 0]]</td>
</tr>
<tr>
<td>[V_{63} = [1 \ 0 \ 1 \ 0 \ 1 \ 0]]</td>
</tr>
<tr>
<td>[V_{78} = [1 \ 1 \ 0 \ 0 \ 1 \ 0]]</td>
</tr>
<tr>
<td>[V_{87} = [1 \ 1 \ 1 \ 0 \ 0 \ 0]]</td>
</tr>
</tbody>
</table>

It can be noted that the zero vectors \(V_{78}\) and \(V_{87}\) produce an output phase voltage, which is the same in each machine winding \(V_{DC}\) for vector \(V_{78}\) and \(-V_{DC}\) for vector \(V_{87}\). Since \(V_{ij}\) is a space vector combination of the dual-inverter, it can be represented by:

\[
V_{ij} = v_{A1A2} + v_{B1B2} e^{j2\pi/3} + v_{C1C2} e^{j4\pi/3}
\]

where \(v_{A1A2}, v_{B1B2}\) and \(v_{C1C2}\) are the machine phase voltages. Therefore, for vectors \(V_{78}\) and \(V_{87}\) (19) is obtained:

\[
V_{78} = -V_{87} = V_{DC} + V_{DC} e^{j2\pi/3} + V_{DC} e^{-j4\pi/3} = 0
\]

It is verified that the magnitude of these voltage vectors is zero, hence they are effectively zero vectors of the dual-inverter system. The duty cycles for each of the output stages are calculated as:

\[
d_\alpha = m(t) \sin(\pi/3 - \theta_{ref,\alpha})
\]

\[
d_\beta = m(t) \sin(\theta_{ref,\beta})
\]

\[
d_0 = 1 - d_\alpha - d_\beta
\]

where \(m(t)\) is a variable modulation index given by \(m(t) = m_o(d_\alpha + d_\beta)\). The factor \((d_\alpha + d_\beta)\) is included to compensate the fluctuations of the DC link voltage; \(m_o\) is the standard modulation index \((0 \leq m_o \leq 1)\) and \(\theta_{ref,\alpha}\) is the angle of the output reference voltage space vector.

To obtain a correct balance of the input currents and the output voltages in a switching period, the modulation pattern should produce all combinations of the rectification and the
inversion switching states [15], resulting in the following duty cycles for the active vectors:

\[ d_{αα} = d_α d_0, \ d_{βγ} = d_β d_0, \]
\[ d_{αβ} = d_α d_β, \ d_{ββ} = d_β d_β. \]  

(23)

The total zero vector duty cycle is:

\[ d_0 = 1 - d_α - d_β \]

(24)

and the combined zero vector duty cycles are:

\[ d_{βγ} = d_0 d_β, \ d_0β = d_0 d_β. \]  

(25)

C. Voltage gain of the converter

It has been shown that the input rectifier uses an SVM strategy to maximize the DC link voltage. However, the average value of the DC link voltage, in every switching period, varies between a minimum \( V_{p,n,min} = \frac{\sqrt{3}}{2} \hat{V}_{s,l-t} \) and a maximum \( V_{p,n,max} = \hat{V}_{s,l-t} \), where \( \hat{V}_{s,l-t} \) is the peak value of the input line voltage. The output voltage vector locus considering the average DC link voltage is shown in Fig. 4. Therefore, the voltage produced by the output stages is limited by the minimum average DC link voltage (red circle in Fig. 4). As each machine phase winding can be considered to be supplied by an H-bridge, the amplitude of the fundamental output phase voltage is given by [25]:

\[ \hat{V}_{o,ph} = m_o V_{p,n,min} = m_o \frac{\sqrt{3}}{2} \hat{V}_{s,l-t} \]  

(26)

where \( m_o \) is a modulation index for the output inverters (0 ≤ \( m_o \) ≤ 1). Since the input phase voltage equals \( \sqrt{3} \) times the input line voltage, eq. (26) can be rewritten as:

\[ \hat{V}_{o,ph} = m_o \frac{\sqrt{3}}{2} \sqrt{3} \hat{V}_{s,ph} = 1.5m_o \hat{V}_{s,ph} \]  

(27)

Hence, with the proposed topology (see Fig. 1), the maximum output phase voltage without over-modulation is 1.5 times the input phase voltage.

V. ZERO SEQUENCE VOLTAGE

As mentioned before, the dual-inverter fed open-ended winding induction motor drive may suffer from zero sequence current caused by zero sequence voltage. This zero sequence voltage is produced because of the asymmetry of the instantaneous phase voltages applied to the machine windings (due to the voltage space vectors used). In general, zero sequence currents may give rise to increased RMS phase current, thus increasing the system losses; high current/voltage THD and machine over-heating and vibrations. The zero sequence voltage is given by [17]:

\[ v_{zs} = \frac{v_{A1A2} + v_{B1B2} + v_{C1C2}}{3} \]  

(28)

The zero sequence voltage contributions from the 64 space vector combinations are shown in Table III. As can be noted from Table II and Table III, the vectors that do not produce common-mode voltage are not the same vectors that do not produce zero sequence voltage. Hence, as the vectors used to modulate the converter output stages will eliminate common-mode voltage (section IV-B), compensation must be performed to avoid the circulation of zero sequence current in the machine.

The average zero sequence voltage within a sampling interval can be eliminated by forcing the zero sequence voltseconds to zero [17] by applying the null voltage vectors with unequal times. Accordingly, the standard switching sequence used in the IMC [15] is modified (see Fig. 5) in order to reduce/eliminate the average zero sequence voltage within a sampling period. For the modulation strategy presented, the duty cycles for both output VSI's are the same, which can be noted in Fig. 5.

### Table III: Zero Sequence Voltage Contributions from Different Space Vector Combinations

<table>
<thead>
<tr>
<th>( V_{zs} )</th>
<th>Voltage vector combinations</th>
</tr>
</thead>
<tbody>
<tr>
<td>(-V_{DC}/2)</td>
<td>( V_{A7} )</td>
</tr>
<tr>
<td>(-V_{DC}/3)</td>
<td>( V_{B5}, V_{B6}, V_{B7}, V_{B8}, V_{B9}, V_{B10} )</td>
</tr>
<tr>
<td>(-V_{DC}/6)</td>
<td>( V_{B5}, V_{B6}, V_{B7}, V_{B8}, V_{B9}, V_{B10} )</td>
</tr>
<tr>
<td>0</td>
<td>( V_{B5}, V_{B6}, V_{B7}, V_{B8}, V_{B9}, V_{B10} )</td>
</tr>
<tr>
<td>(+V_{DC}/6)</td>
<td>( V_{A5}, V_{A5}, V_{A7}, V_{A8}, V_{A9}, V_{A10} )</td>
</tr>
<tr>
<td>(+V_{DC}/3)</td>
<td>( V_{A5}, V_{A5}, V_{A7}, V_{A8}, V_{A9}, V_{A10} )</td>
</tr>
<tr>
<td>(+V_{DC}/2)</td>
<td>( V_{A7} )</td>
</tr>
</tbody>
</table>

![Fig. 5. Modified switching sequence for the IMC with two outputs.](image)

Taking into account that the same space vector sequence applied in the \( γ^k \) interval is applied in the \( δ^k \) interval but in reverse order, then the value of \( x \), which causes the cancellation
of the zero sequence volt-seconds, is calculated at every sampling period to satisfy [17]:

\[ v_{zs1}(0\gamma + 0\delta) + v_{zs2}(a\gamma + a\delta) + v_{zs3}(b\gamma + b\delta) + v_{zs4}(1-x)(0\gamma + 0\delta) = 0 \] (29)

where \( v_{zs_k} \) with \( k = 1, 2, 3, 4 \), is the zero sequence voltage value at intervals \( x0\gamma, a\gamma, b\gamma \) and \( (1-x)0\gamma \), respectively.

Solving (29) (considering the space vectors used), it can be found that \( x \) is given by:

\[ x = \frac{1}{2} \frac{d\beta\gamma + d\beta\delta - d\alpha\gamma - d\alpha\delta}{6(d_0\gamma + d_0\delta)} \] (30)

VI. SIMULATION RESULTS

The system has been modeled and simulated using PSIM. The results obtained in PSIM are then plotted and analyzed in the MATLAB environment. The simulation data (which is the practically the same as the experimental rig), is given in Table IV. A 20Hz digital synchronous filter is used for filtering the capacitor voltages signal [26]. An open loop V/f strategy was used to control the machine. For simulation purposes, the load used is a constant torque, set to 35 Nm. As the machine rated phase voltage is 220 V and the converter voltage gain is 1.5, see (27), the input phase voltage was set to 130 V, in order to not exceed the machine ratings \( (V_{o,ph max} = 1.5 \cdot 130 \sim 200 V \) without overmodulation). Further information about the machine parameters can be found in the Appendix.

<table>
<thead>
<tr>
<th>Variable</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>( p_m )</td>
<td>Machine power</td>
<td>7.5 kW</td>
</tr>
<tr>
<td>( V_{m,ph} )</td>
<td>Machine phase voltage</td>
<td>220 V</td>
</tr>
<tr>
<td>( V_s )</td>
<td>Input phase voltage</td>
<td>130 V</td>
</tr>
<tr>
<td>( L_s )</td>
<td>Supply inductance</td>
<td>0.1 mH</td>
</tr>
<tr>
<td>( f )</td>
<td>Input voltage frequency</td>
<td>50 Hz</td>
</tr>
<tr>
<td>( f_s )</td>
<td>Switching frequency</td>
<td>12 kHz</td>
</tr>
<tr>
<td>( C )</td>
<td>Input filter capacitance</td>
<td>2 ( \mu )F</td>
</tr>
<tr>
<td>( L )</td>
<td>Input filter inductance</td>
<td>0.5 mH</td>
</tr>
<tr>
<td>( R )</td>
<td>Input filter resistance</td>
<td>100 ( \Omega )</td>
</tr>
</tbody>
</table>

The DC link voltage and phase-\( \alpha \) machine voltage are shown in Fig. 6, top and bottom, respectively. The reference output voltage and frequency were set to 150 V and 50 Hz respectively.

The machine currents for 25 Hz operation are shown in Fig. 7 (top), while Fig. 7 (bottom) shows machine currents for 50 Hz operation.

Small disturbances, occurring every 60°, can be noted in the motor currents shown in Fig. 7. These current disturbances are due to the application of zero voltage vectors to machine windings, see PWM pattern in Fig. 5, aiming to reduce the zero sequence voltage.

During the application of zero voltage vectors each machine phase winding is supplied with a voltage of \(-V_{DC}\) or \(+V_{DC}\). When \(-V_{DC}\) voltage is applied to the machine windings the current decreases according to the zero vector duty cycle. Fig. 8 shows the current disturbance along with the corresponding DC link voltage and output phase voltage.

Fig. 6. DC link voltage (top) and output phase voltage (bottom).

Fig. 7. Machine currents for 25 Hz output (top) and 50 Hz output (bottom).

Fig. 8. Phase a machine current (top), DC link voltage (middle) and machine phase-\( \alpha \) voltage (bottom).
The low order harmonics of the machine currents are presented in Table V.

<table>
<thead>
<tr>
<th>Harmonic</th>
<th>25 Hz RMS Value [A]</th>
<th>50 Hz RMS Value [A]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fundamental</td>
<td>10.5</td>
<td>14.490</td>
</tr>
<tr>
<td>2nd</td>
<td>0.011</td>
<td>0.130</td>
</tr>
<tr>
<td>3rd</td>
<td>0.107</td>
<td>0.105</td>
</tr>
<tr>
<td>4th</td>
<td>0.008</td>
<td>0.037</td>
</tr>
<tr>
<td>5th</td>
<td>0.005</td>
<td>0.034</td>
</tr>
<tr>
<td>6th</td>
<td>0.022</td>
<td>0.217</td>
</tr>
</tbody>
</table>

The input (supply) currents are shown in Fig. 9 (top) while Fig. 9 (bottom) shows the converter input phase voltage (blue) and current (green) for an output reference of 150 V and 50 Hz. Operation at unity displacement factor is evident in Fig. 9 (bottom). The notches present in the voltage and current waveforms, occurring every 60°, are due to the output current disturbances reflected on the input converter voltage and current, further attenuated because of the input filter.

Fig. 10 shows the common-mode voltages $v_{cm0}$ as defined in (10). Due to absence of the reference point 0 in the real (and also simulated) converter, the common-mode voltages $v_{0G}$ and $v_{cm0}$ shown in Fig. 10 top and bottom, respectively, are obtained as:

$$v_{0G} = v_{nG} + \frac{v_{DC}}{2}$$

$$v_{cm0} = \frac{1}{6}(v_{A1n} + v_{B1n} + v_{C1n} + v_{A2n} + v_{B2n} + v_{C2n}) - \frac{v_{DC}}{2}$$

Fig. 11 shows the zero sequence voltage (top) and its frequency spectrum (bottom). This voltage has been obtained measuring all the three machine phase voltages and then applying (28). It can be noted that the low order zero sequence harmonics are reduced because of the asymmetry of the null vector duty cycles used in the switching sequence for each output stage.

VII. EXPERIMENTAL RESULTS

The proposed strategy has been tested using the experimental system shown in Fig. 12. The IMC has been designed and built at the University of Nottingham Power Electronics, Machines and Control lab facilities. A six-pole induction machine rated at 7.5 kW is used. A DSP board, based on the TMS320C6713 processor, is used as the control platform. The calculation of duty cycles is carried out on the DSP among several other tasks. An FPGA interface board, designed at Nottingham University, is used to implement the modulation strategies and data acquisition. Communication between the DSP and a PC is achieved using a DSK6713HPI (Host Port Interface) daughter card. The converter input stage uses SK60GM123 modules and the output stages use SK35GD126 modules. The switching frequency is 12 kHz and voltages and currents are also sampled.
at 12 kHz. A four-step commutation strategy is used based on the input converter voltage sign [27].

The voltages and currents have been measured using the Yokowaga DL850 ScopeCorder, using four two channel, 12 bit, high speed 100Ms/s modules for voltage measurements and two 12 bit, two channel, 10Ms/s modules for current measurements. The load used in the experimental system is a DC generator, coupled to the induction motor shaft, supplying a resistive load.

![Experimental setup](image)

**Fig. 12.** Experimental setup.

Fig. 13 (top) shows the DC link voltage while Fig. 13 (bottom) shows the voltage across the machine phase-α winding. The output phase voltage presents a fundamental component of 141 V, 50 Hz, slightly less than the voltage reference (150 V). This voltage difference is attributed to the voltage drops of the power devices. According to the datasheets of the power modules used in the converter, the voltage drop in the IGBTs and the diodes can be modeled as:

\[ V_{\text{drop}} = rI + V_{th} \]

where \( r \) is the slope of the device voltage-current curve, \( I \) is the circulating current in the device and \( V_{th} \) is the device voltage drop for almost zero current. A summary of the \( V_{th} \) values (extracted from the corresponding datasheets) is shown in Table VI. Further details about the power modules of the converter can be found in the Appendix.

**TABLE VI. Threshold Voltages of the Power Devices**

<table>
<thead>
<tr>
<th>Device</th>
<th>( V_{th,\text{IGBT}} )</th>
<th>( V_{th,\text{diode}} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rectifier</td>
<td>1.5 V</td>
<td>1.0 V</td>
</tr>
<tr>
<td>Inverter</td>
<td>0.8 V</td>
<td>1.0 V</td>
</tr>
</tbody>
</table>

Therefore, as in each conduction period there are two IGBTs plus two diodes of the rectifier conducting and two IGBTs or two diodes of the inverter conducting, the overall voltage drop will be at least (for almost zero current):

\[ V_{\text{drop, tot}} \approx 2(V_{th,\text{IGBT},\text{rect}} + V_{th,\text{diode},\text{rect}}) + 2V_{th,\text{IGBT},\text{inv}} \]

\[ = 2(1.5 + 1) + 2 \cdot 0.8 = 6.6 \text{ V} \]

As can be seen the modulation strategy used results in a bipolar pulse width modulated voltage at the converter output. Good correspondence between the simulation and experimental result can be observed.

![DC link voltage (top) and output phase voltage (bottom). Scale 100V/div.](image)

**Fig. 13.** DC link voltage (top) and output phase voltage (bottom). Scale 100V/div.

The machine currents for 25 Hz and 50 Hz operation are shown in Fig. 14 top and bottom, respectively. The reference output voltages are set to 75 V and 150 V, respectively.

![Machine currents for 25 Hz output (top) and 50 Hz output (bottom). Scale 5A/div.](image)

**Fig. 14.** Machine currents for 25 Hz output (top) and 50 Hz output (bottom). Scale 5A/div.

In Fig. 14, the effect of the zero voltage vectors in the PWM pattern shown in Fig. 5 is also observed. The supply currents
are shown in Fig. 15 (top), again with good correspondence with the simulation study. Fig. 15 (bottom) shows the input phase voltage and current.

Fig. 15. Supply currents (top – Scale: 5A/div) and converter input phase voltage and supply current (bottom – Scales: 50V/div for voltage and 15A/div for current).

Fig. 16 shows the common-mode voltages $v_{0c}$ (top) and $v_{cm0}$ (bottom). The voltages $v_{0G}$ and $v_{cm0}$ are very close the simulation results shown in Fig. 10. Simultaneous measurements of six PWM machine terminal voltages and the DC link voltages, with respect to the negative pole, are needed to determine $v_{0G}$ and $v_{cm0}$, hence some voltage spikes in those signal occur because not all channels are sampled exactly at the same time and because in Fig. 10 the input switches are ideal.

Finally, Fig. 17 shows the zero sequence voltage (top) and its frequency spectrum (bottom), agreeing closely with the simulation results.

Fig. 17. Zero sequence voltage (top) and its frequency spectrum (bottom).

VIII. CONVERTER LOSS CALCULATIONS

In order to give a primary evaluation of the converter losses for the topology presented in this work and also an initial comparison with a standard IMC losses, the power losses in the converters are evaluated using the standard approach presented in [28] and applied in [29]. This method considers simulated waveform data together with power devices manufacturer’s datasheet information (see the Appendix) to calculate conduction and switching losses.

The losses comparison between a standard IMC (one output stage) and the two-output IMC presented in this paper, is carried out considering a 330V, 7.5kW load with power factor equal 0.81. The converter output current for the two-output IMC is 9.3A whereas the converter output current for the standard IMC is 16.2A. The results are summarized in Table VII.

As can be noted, for the considered conditions, the dual-inverter output IMC presents similar losses to that of the standard IMC, resulting in a suitable alternative in terms of efficiency for this type of applications.

TABLE VII. POWER LOSSES CALCULATION

<table>
<thead>
<tr>
<th></th>
<th>Two-output IMC</th>
<th>Standard IMC</th>
</tr>
</thead>
<tbody>
<tr>
<td>INPUT RECTIFIER</td>
<td>112.7 W</td>
<td>103.6 W</td>
</tr>
<tr>
<td>OUTPUT INVERTERS</td>
<td>INV1 95.8 W</td>
<td>INV2 101.8 W</td>
</tr>
<tr>
<td>TOTAL LOSSES</td>
<td>309.9 W</td>
<td>295.5 W</td>
</tr>
</tbody>
</table>

IX. CONCLUSION

A modulation strategy for a two-output IMC feeding an open-ended winding induction machine has been shown. The strategy has been modeled and experimentally verified in a prototype rig. The strategy reduces the common-mode voltage and dynamically compensates the load zero sequence voltage in order to avoid the occurrence of low frequency zero sequence current in the load. For the proposed topology, the maximum output phase voltage it is possible to obtain without overmodulation is 1.5 times the input phase voltage. A preliminary converter power loss evaluation has shown that the topology has similar efficiency compared with standard Indirect Matrix Converter.
APPENDIX

Machine parameters (referenced to stator): $R_s = 0.45$Ω, $R_f = 0.54$Ω, $L_s = 0.0818$H, $L_f = 0.0854$H, $L_r = 0.0860$H, six poles, stator phase voltage 220V.

Rectifier power module: SK60GM123

Parameters: $E_{on} = 7.0$mJ, $E_{off} = 5.2$mJ, $E_{vr} = 2.4$mJ, $\tau_{IGBT} = 0.0313\mu s$, $\tau_{diode} = 0.0150\mu s$.

Inverters power module: SK35GD126

Parameters: $E_{on} = 4.6$mJ, $E_{off} = 4.3$mJ, $E_{vr} = 2.9$mJ, $\tau_{IGBT} = 0.0320\mu s$, $\tau_{diode} = 0.0163\mu s$.

Junction temperature considered for both the rectifier and the inverter: 125°C. Gate-emitter voltage considered for the IGBTs: 15V

REFERENCES


Javier Riedemann (S’14–M’15) was born in Punta Arenas, Chile. He received the electrical engineering degree from the University of Magallanes, Punta Arenas, Chile, in 2010 and the D.Sc. degree from the University of Concepción, Concepción, Chile, in 2015. He is currently a lecturer at the Department of Electrical and Electronics Engineering, University of Bio-Bío, Concepción, Chile. His main interests are in control of power electronics converters and variable speed ac drives.

Jon C. Clare (M’90–SM’04) was born in Bristol, U.K., in 1957. He received the B.Sc. and Ph.D. degrees in electrical engineering from the University of Bristol, Bristol. From 1984 to 1990, he was a Research Assistant and Lecturer with the University of Bristol, where he was involved in teaching and research on power electronic systems. Since 1990, he has been with the Power Electronics, Machines and Control Group, The University of Nottingham, Nottingham, U.K., where he is currently a Professor of power electronics. His research interests include power-electronic converters and modulation strategies, variable-speed-drive systems, and electromagnetic compatibility.

Pat W. Wheeler (SM’11) received the B.Eng. (Hons.) degree in 1990, and the Ph.D. degree in electrical engineering for his work on matrix converters, in 1994, both from the University of Bristol, Bristol, U.K. In 1993, he moved to the University of Nottingham, Nottingham, U.K., and worked as a Research Assistant in the Department of Electrical and Electronic Engineering. In 1996, he became a Lecturer in the Power Electronics, Machines and Control Group, The University of Nottingham. Since January 2008, he has been a Full Professor in the same research group. He has published 400 academic publications in leading international conferences and journals. Dr. Wheeler is a Member at Large and Distinguished Lecturer of the IEEE Power Electronics Society.

Ramón Blasco-Gimenez (S’94–M’96–SM’10) obtained his BEng degree in Electrical Engineering from the Universitat Politècnica de Valencia, Spain, in 1992 and his PhD degree in Electrical and Electronic Engineering from the University of Nottingham, UK, in 1996. From 1992 to 1995 he was a Research Assistant at the Dept. of Electrical and Electronic Engineering of the University of Nottingham. In 1996 he joined the Dept. of Systems Engineering and Control of the Universitat Politècnica de Valencia, where he is an Accredited Professor. His research interests include Control of HVdc systems, Wind Power Generation and Grid Integration of Renewable Energy Systems. He is a co-recipient of the 2004 IEEE Transactions on Industrial Electronics Best Paper Award. He has been guest co-editor of The IEEE Transactions on Energy Conversion and The Mathematics and Computers in Simulation journals. He is a Chartered Engineer (U.K.), IET member, IMACS TC1 Committee member and Chair of the Renewable Energy Technical Committee of the IEEE Industrial Electronics Society.

Marco Rivera (S’09–M’11) received his B.Sc. in Electronics Engineering and M.Sc. in Electrical Engineering from the Universidad de Concepción, Chile in 2007 and 2008, respectively. He obtained his PhD degree at the Department of Electronics Engineering, Universidad Técnica Federico Santa María, in Valparaíso, Chile, in 2011. During 2011 and 2012, he worked as a postdoc researcher and part-time lecturer at the Department of Electronics Engineering, Universidad Técnica Federico Santa María, in Valparaíso, Chile. His research interests include matrix converters, predictive and digital control for high-power drives, four-leg power converters, and the development of high performance control platforms based on Field-Programmable Gate Arrays. Currently, he is a professor in the Department of Industrial Technologies at Universidad de Talca, Curicó, Chile. In 2015 he received the Outstanding Engineer Award from The Chilean Association of Electrical and Electronics Industry and the IEEE-Chile.

Rubén Peña (S’95–M’97) was born in Coronel, Chile. He received the Electrical Engineering degree from the Universidad de Concepcion, Concepcion, Chile, in 1984, and the M.Sc. and Ph.D. degrees from the University of Nottingham, Nottingham, U.K., in 1992 and 1996, respectively. From 1985 to 2008, he was a Lecturer in the Universidad de Magallanes, Chile. He has been with the Electrical Engineering Department, Universidad de Concepcion, since 2008, where he is currently a Full Professor. His main interests include control of power electronics converters, ac drives, and renewable energy systems. Dr. Peña received the Best Paper Award from the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS in 2004, and the Ramon Salas Edward Award for research excellence from the Chilean Institute of Engineers in 2009.