

Contents

Abstract	I
Resumen	II
Resum	IV
Contents	VI
List of Figures	IX
List of Tables	XV
List of Algorithms	XVII
List of Acronyms	XIX
Preface	1
0.1 Objectives	2
0.2 Methodology	3
0.3 Contributions	3
0.4 Thesis structure	4
1 Backgound concepts for low-density parity-check decoders	7
1.1 LDPC codes	8

1.2 Message-passing decoding schedules	9
1.3 Hardware architectures for LDPC decoders	16
1.4 Soft-decision decoding algorithms	19
1.4.1 Sum-Product algorithm	19
1.4.2 Scaled Min-Sum algorithm	30
1.4.3 Optimized 2-bit Min-Sum algorithm	39
1.4.4 Performance comparison of soft-decision LDPC decoders	50
1.5 Hard-decision decoding algorithms	51
1.5.1 Reliability-Based Iterative Majority-Logic algorithm	52
1.5.2 Modified Reliability-Based Iterative Majority-Logic algorithm	58
1.5.3 Reliability-Based Iterative Min-Sum algorithm	64
1.5.4 Performance comparison of RBI decoders	71
1.6 Conclusions	72
 2 One-Minimum-Only Min-Sum Algorithm (OMO-MSA)	75
2.1 Introduction	75
2.2 Only one minimum check node approximation	81
2.3 Only one minimum check node architecture	85
2.4 Error correction performance	90
2.5 Hardware results and comparisons	97
2.6 Conclusions	98
 3 Modified-Optimized 2-Bit Min-Sum Algorithm (MO2-BIT-MSA)	99
3.1 Introduction	99
3.2 Channel quantization	100
3.3 Optimization of parameters	101
3.4 Extrinsic information	106
3.5 Error correction performance	109
3.6 Modified Optimized 2-bit MSA architecture	112
3.6.1 MO2-BIT-MSA fully-parallel	113
3.6.2 MO2-BIT-MSA fully-parallel pipeline interleaved	118
3.6.3 Layered MO2-BIT-MSA	123
3.7 Hardware results and comparisons	124

3.8 Conclusions	127
4 Historical-extrinsic reliability-based iterative decoder (HE-RBID)	129
4.1 Introduction	129
4.2 HE-RBID algorithm	130
4.3 Error correction performance	138
4.4 Hardware results and comparisons.....	142
4.5 Conclusions	143
5 Conclusions and future work	145
5.1 Conclusions	145
5.2 Future research lines	148
Bibliography	151