Search RiuNet

Browse

Now showing items 1-3 of 3

Adaptive prefetch for multicores

Selfa Oliver, Vicent (2016-01-08)

[EN] Current multicore systems implement various hardware prefetchers since prefetching can significantly hide the huge main memory latencies. However, memory bandwidth is a scarce resource which becomes critical with ...
LUT saving in embedded FPGAs for cache locking in real-time systems

Martí Campoy, Antonio; Rodríguez Ballester, Francisco; Ors Carot, Rafael (2013)

[EN] In recent years, cache locking have appeared as a solution to ease the schedulability analysis of real-time systems using cache memories maintaining, at the same time, similar performance improvements than regular ...
Planificación de tareas considerando la contención en la jerarquía de memoria de procesadores multinúcleo

Feliu Pérez, Josué (2013-02-25)

[ES] Con el objetivo de mejorar el rendimiento de los CMPs, parte de la investigación reciente se ha centrado en la planificación de procesos para limitar la contención provocada por el limitado ancho de banda. Hoy en dia, ...

Now showing items 1-3 of 3