- -

Statistics

RiuNet: Institutional repository of the Polithecnic University of Valencia

Statistics

Total Visits

Views
Desarrollo de un módulo IP de procesador RISC-V en System Verilog 212

Total Visits Per Month

March 2021 April 2021 May 2021 June 2021 July 2021 August 2021 September 2021
Desarrollo de un módulo IP de procesador RISC-V en System Verilog 2 5 3 5 10 3 8

File Visits

Views
Segarra - Desarrollo de un módulo IP de procesador RISC-V en System Verilog.pdf 2239

Top country views

Views
Spain 110
Mexico 19
Costa Rica 18
United States 10
Ecuador 7
China 6
Colombia 6
France 6
Peru 5
Germany 4

Top cities views

Views
Pescador 27
Valencia 17
Barcelona 15
Cartago 14
Grenoble 6
Madrid 6
Bogota 4
Changi 4
Elche 4
Mexico 4