- -

High speed RS(255, 239) decoder based on LCC decoding

RiuNet: Repositorio Institucional de la Universidad Politécnica de Valencia

Compartir/Enviar a

Citas

Estadísticas

  • Estadisticas de Uso

High speed RS(255, 239) decoder based on LCC decoding

Mostrar el registro completo del ítem

García Herrero, FM.; Valls Coquillat, J.; Meher, PK. (2011). High speed RS(255, 239) decoder based on LCC decoding. Circuits, Systems, and Signal Processing. 30(6):1643-1669. https://doi.org/10.1007/s00034-011-9327-4

Por favor, use este identificador para citar o enlazar este ítem: http://hdl.handle.net/10251/46831

Ficheros en el ítem

Metadatos del ítem

Título: High speed RS(255, 239) decoder based on LCC decoding
Autor: García Herrero, Francisco Miguel Valls Coquillat, Javier Meher, P. K.
Entidad UPV: Universitat Politècnica de València. Departamento de Ingeniería Electrónica - Departament d'Enginyeria Electrònica
Fecha difusión:
Resumen:
Algebraic Soft-Decision Decoding (ASD) of Reed-Solomon (RS) codes provides higher coding gain over the conventional hard-decision decoding (HDD), but involves high computational complexity. Among the existing ASD methods, ...[+]
Palabras clave: ASIC implementation , FPGA implementation , Low complexity chase decoder , Reed-Solomon , Soft-decision , Algebraic soft-decision decoding , Coding gains , Critical Paths , Decoding algorithm , Decoding failure , Decoding rates , Euclidean algorithms , FPGA devices , High-speed , Implementation cost , Low complexity , Proposed architectures , Re-encoding , Reed solomon , Reliable decision , Standard cell , Test vectors , Throughput rate , Algorithms , Computational complexity , Electric batteries , Factorization , Decoding
Derechos de uso: Cerrado
Fuente:
Circuits, Systems, and Signal Processing. (issn: 0278-081X )
DOI: 10.1007/s00034-011-9327-4
Editorial:
Springer Verlag (Germany)
Versión del editor: http://dx.doi.org/10.1007/s00034-011-9327-4
Código del Proyecto:
info:eu-repo/grantAgreement/MICINN//TEC2008-06787/ES/ARQUITECTURAS DE FEC PARA SISTEMAS DE COMUNICACIONES DE MUY ALTA VELOCIDAD/
Agradecimientos:
This research was supported by FEDER and the Spanish Ministerio de Ciencia e Innovacion, under Grant No. TEC2008-06787.
Tipo: Artículo

References

J. Bellorado, Low-complexity soft decoding algorithms for Reed–Solomon codes. Ph.D. thesis, Harvard University, 2006

D. Chase, A class of algorithms for decoding block codes with channel measurement information. IEEE Trans. Inf. Theory IT-18, 170–182 (1972)

R.E. Blahut, Theory and Practice of Error-Control Codes (Addison-Wesley, Reading, 1983) [+]
J. Bellorado, Low-complexity soft decoding algorithms for Reed–Solomon codes. Ph.D. thesis, Harvard University, 2006

D. Chase, A class of algorithms for decoding block codes with channel measurement information. IEEE Trans. Inf. Theory IT-18, 170–182 (1972)

R.E. Blahut, Theory and Practice of Error-Control Codes (Addison-Wesley, Reading, 1983)

R.E. Blahut, Algebraic Codes on Lines, Planes, and Curves, An Engineering Approach (University of Illinois, Urbana-Champaign, 2008)

L. Hanzo, T.H. Liew, B.L. Yeap, Turbo Coding Equalisation and Space-Time Coding (University of Southampton, UK, 2002)

W.J. Gross, F.R. Kschischang, P. Gulak, Architecture and implementation of an interpolation processor for soft-decision Reed–Solomon decoding. IEEE Trans. Very Large Scale Integr. 15(3), 309–318 (2007)

W.J. Gross, F.R. Kschischang, R. Koetter, P. Glenn Gulak, A VLSI architecture for interpolation-based in soft-decision list decoding of Reed–Solomon decoders. J. VLSI Signal Process. 39(1–2), 93–111 (2005)

J. Jiang, K. Narayanan, Algebraic soft-decision decoding of Reed- Solomon codes using bit-level soft information. IEEE Trans. Inf. Theory 54(9), 3907–3928 (2008)

T.K. Moon, Error Correction Coding: Mathematical Methods And Algorithms (Wiley, New Jersey, 2004)

K. Lee, M. O’Sullivan, An interpolation algorithm using Grobner bases for soft-decision decoding of Reed–Solomon codes, in Proc. of IEEE International Symposium on Information Theory, pp. 2032–2036, Seattle, Washington, Jul. 2006 (2006)

H. Lee, A high-speed low-complexity Reed–Solomon decoder for optical communications. IEEE Trans. Circuits Syst. II 52(8), 461–465 (2005)

H. Lee, High-speed VLSI architecture for parallel Reed–Solomon decoder. IEEE Trans. Very Large Scale Integr. 11(2), 288–294 (2003)

S.L. Shieh, S.G. Lee, W.H. Sheen, A low-latency decoder for punctured/shortened Reed–Solomon codes, in IEEE 16th International Symposium on Personal, Indoor and Mobile Radio Communications (2005)

R. Nielsen, Decoding AG-codes beyond half the minimum distance, Ph.D. dissertation, Tech. Univ. Denmark, Copenhagen, 1998

R. Roth, G. Ruckenstein, Efficient decoding of Reed–Solomon codes beyond half the minimum distance. IEEE Trans. Inf. Theory 46, 246–257 (2000)

Seth Kavish, K.N. Viswajith, S. Srinivasan, V. Kamakoti, Ultra Folded High-Speed Architectures for Reed–Solomon Decoders, in 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID’06), pp. 517–520 (2006)

B. Sklar, Digital Communications: Fundamentals and Applications (Prentice Hall, New York, 2001)

I.S. Reed, M.T. Shih, T.K. Truong, VLSI design of inverse-free Berlekamp–Massey algorithm. Proc. Inst. Electr. Eng. 138, 295–298 (1991)

Dilip V. Sarwate, Naresh R. Shanbhag, High-speed architectures for Reed–Solomon decoders. IEEE Trans. Very Large Scale Integr. 9(5), 641–655 (2001)

B. Yuan, Z. Wang, L. Li, M. Gao, J. Sha, C. Zhang, Area-efficient Reed–Solomon decoder design for optical communications. IEEE Trans. Circuits Syst. II 56(6), 469–473 (2009)

X. Zhang, J. Zhu, High-throughput interpolation architecture for algebraic soft-decision Reed–Solomon decoding. IEEE Trans. Circuits Syst. I 57(3), 581–591 (2010)

X. Zhang, J. Zhu, Hardware complexities of algebraic soft-decision Reed–Solomon decoders and comparisons, Information Theory and Applications, 2010

X. Zhang, High-speed VLSI architecture for low-complexity chase soft-decision Reed–Solomon decoding, in Proc. Information Theory and Applications Workshop, San Diego, CA, Feb. 2009 (2009)

J. Zhu, X. Zhang, Efficient VLSI architecture for soft-decision decoding of Reed–Solomon codes. IEEE Trans. Circuits Syst. I, Regul. Pap. 55(10), 3050–3062 (2008)

J. Zhu, X. Zhang, Z. Wang, Backward interpolation architecture for algebraic soft-decision Reed–Solomon decoding. IEEE Trans. Very Large Scale Integr. 17(11), 1602–1615 (2009)

J. Zhu, X. Zhang, Factorization-free low-complexity chase soft-decision decoding of Reed–Solomon codes, in Proc. IEEE International Symposium on Circuits and Systems, pp. 2677–2680, 2009

J. Zhu, X. Zhang, Efficient architecture for generalized minimum-distance decoder of Reed–Solomon codes, in Acoustics Speech and Signal Processing (ICASSP), pp. 1502–1505, 2010

[-]

recommendations

 

Este ítem aparece en la(s) siguiente(s) colección(ones)

Mostrar el registro completo del ítem