

Review

# Embedded Real-Time Simulator for Sensorless Control of Modular Multi-Level Converters

Daniel Tormo <sup>1,\*</sup>, Ricardo Vidal-Albalate <sup>2</sup>, Lahoucine Idkhajine <sup>3,\*</sup>, Eric Monmasson <sup>3</sup> and Ramon Blasco-Gimenez <sup>1</sup>

<sup>1</sup> Research Institute on Automatics and Industrial Informatics (ai2), Universitat Politècnica de Valencia, 46022 Valencia, Spain; rblasco@upv.es

<sup>2</sup> Department of Industrial Systems Engineering and Design, Universitat Jaume I, 12071 Castello de la Plana, Spain; rvidal@uji.es

<sup>3</sup> SATIE Laboratory, CY Cergy-Paris University, 95031 Cergy-Pontoise, France; eric.monmasson@cyu.fr

\* Correspondence: datorbor@alumni.upv.es (D.T.); lahoucine.idkhajine@cyu.fr (L.I.)

**Abstract:** This paper suggests the application of an embedded real-time simulator (eRTS) in the context of voltage–sensorless control of a modular multilevel power converter (MMC). This eRTS acts as an observer and ensures digital redundancy in the case of any fault occurring among the capacitor voltage sensors of the MMC submodules. Hence, in such a faulty situation, the MMC controller switches from the measured voltages to their estimated counterparts. As for the digital implementation, to ensure a high level of integration of the overall control system, the Xilinx Zynq-7020 system-on-chip field programmable gate array (SoC-FPGA) device was used. The controller was implemented in the hardwired ARM Cortex-A9 processor, with a 100  $\mu$ s time step. Regarding the time-sensitive blocks (PWM, eRTS and measurements filtering), a full hardware implementation was privileged, using the FPGA fabric. The execution time of these blocks was 710 ns with a 100 MHz system clock, and the synchronization with the analog to digital acquisition chain was made with a 5  $\mu$ s time resolution. The whole proof-of-concept system was experimentally tested, including the time/area evaluation of the implemented designs and the experimental validation of the eRTS estimations in both healthy and faulty scenarios.

**Keywords:** embedded real-time simulator (eRTS); modular multilevel converter (MMC); sensorless control; fault-tolerant control; system-on-chip (SoC); field programmable gate array (FPGA); high-level synthesis (HLS)

**Citation:** Tormo, D.; Vidal-Albalate, R.; Idkhajine, L.; Monmasson, E.; Blasco-Gimenez, R. Embedded Real-Time Simulator for Sensorless Control of Modular Multi-Level Converters. *Electronics* **2022**, *11*, 719. <https://doi.org/10.3390/electronics11050719>

Academic Editors: Akash Kumar, Alexander Barkalov

Received: 28 December 2021

Accepted: 23 February 2022

Published: 25 February 2022

**Publisher's Note:** MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



**Copyright:** © 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

## 1. Introduction

In the course of the last decade, real-time simulators (RTS) have been under the focus of important research in almost all areas of electrical engineering. On the one hand, they can be used in the context of hardware-in-the-loop (HIL) testing, being the intermediate between offline simulations and real experimentations [1–6]. On the other hand, recent application trends consist in deploying these RTS as digital twins that are embedded (embedded RTS—eRTS) within the control system to provide additional functionalities, such as estimations/observations, online diagnostics and health monitoring, or also to be used in fault-tolerant and sensorless control [7–10].

Based on these assets, a digital twin can be advantageously used in the area of power electronics and more specifically in the context of HVDC grids that integrate modular multilevel converters (MMC) [11–18]. Indeed, bearing in mind the industrial demands in terms of reliability, the potential interest of an eRTS is to contribute in predicting, detecting, and compensating any faults that may appear around the power converter.

Following this line, several fault-tolerant strategies have been proposed in the literature [17]. These studies mainly consider power switches faults that lead to cell failures,

thus, needing to bypass the cell. Redundancy with hot-reserved cells, cold-reserved cells or operation with an asymmetrical SM count were analyzed in [18]. However, other types of failures, such as communication or measurement failures, have not been considered.

In the proposed work, these measurement failures are addressed through the application of an eRTS in the context of voltage–sensorless control of a dc–dc MMC converter. The faulty situation that is specifically targeted is the loss of one or several submodule (SM) capacitor voltages due to a failure of their corresponding sensors. Indeed, these voltages are used in the controller, and in the case of fault, the system switches from the measured quantities to those estimated by the eRTS, avoiding further damages to the MMC hardware. Furthermore, in case of an important failure of the measurement system, the MMC can be shut down safely. Additionally, if the MMC is used in HVDC grids, the proposed system can avoid a sudden disconnection of the MMC, thus avoiding an abrupt interruption of the power flow.

However, to achieve such reliability tasks, the main concern when implementing the eRTS is how to obtain the right balance between (i) the complexity of the choice mathematical model, (ii) the need of optimizing the digital realization by choosing a performant digital solver and ensuring very short simulation time steps, and (iii) the selection of the digital platform that ensures fast execution times as well as high integration capacity [9–12].

Now when focusing on the proposed application, the MMC eRTS imposes an important challenge due to its inherent structure, which contains a large number of power switch submodules. Hence, computing its model equations implies a large number of mathematical operations, parallel executions, and above all, a very short time step. This is the reason why additional efforts have to be conducted when selecting the appropriate eRTS modularity and granularity. In this work, to ensure a high execution rate, each submodule of the MMC is individually represented by a dedicated model, leading to a full parallel structure.

This algorithmic organization implies the use of a fast and a highly integrated digital device, where the overall sensorless controller is to be implemented. In the proposed work, the chosen solution is based on a SoC-FPGA device (system-on-chip field-programmable gate array). The latter integrates in the same device a processing system (PS) along with FPGA programmable logic (PL) resources and many other analog, memory and interfacing peripherals [19–21]. This set of features combined in a single chip makes these devices very suitable for implementing the sensorless controller, and all the tasks can be divided between PS and the PL sides, depending on their timing sensitivity [22–24]. Then, with the used Xilinx Zynq-7020 device, the controller is implemented in the processing side using the hardwired ARM Cortex-A9 processor. As for the time-sensitive blocks (PWM, eRTS and measurements filtering), a full hardware implementation is privileged, using the FPGA fabric, and regarding the eRTS, it is firstly coded in C/C++ and implemented in hardware using the high-level synthesis (HLS) tools [25–27].

The paper is organized as follows. In Section 2, the adopted double- $\Pi$  MMC topology and its associated controller are discussed. In Section 3, the developed eRTS and its estimation principle are presented. Section 4 is devoted to the hardware/software co-design description. Finally, in Section 5, the performance results of the developed eRTS in the context of voltage–sensorless control are outlined, and all the obtained estimations are compared with their measured counterparts and validated in faulty operating conditions. Conclusions, nomenclature and references are provided at the end of this paper.

## 2. Description of the MMC Topology and Its Control

Several MMC topologies, including ac–ac, dc–dc and ac–dc converters have been developed since it was first proposed in 2003. In this paper, the dc–dc converter topology shown in Figure 1 is considered for the implementation of the eRTS [28]. The converter has two halves, one for each pole, and each half consists of two branches made up of  $N$  cascaded half-bridge (HB) or full-bridge (FB) submodules (SMs). The use of HB or FB-SMs depends on the voltage transformation ratio and the inner converter ac voltage.




Figure 1. Structure of the double-Π converter topology.

The converter works as a dc–dc transformer that steps up or down the input dc voltage ( $V_{dci}$ ) to the output dc voltage ( $V_{dco}$ ). The series branches insert the dc voltage drop between the input and output sides and the derivation branches force the current difference between the input and the output ( $I_{dci} - I_{dco}$ ) to flow through them. The shunt branches, which consist of an LC filter tuned at the circulating current frequency, recirculate the circulating ac current needed for the branch energy control.

At the beginning, the series and derivation branches should only generate a dc voltage and force the dc current to flow through them to transfer power between the input and output. However, this would cause energy drifts in the energy stored in these branches, that is, sustained charge/discharge of the SM capacitors. Given that these energy drifts in the series and derivation branches are opposite, ac voltages and ac currents can be used in each branch to exchange energy between them (Figure 2). In this way, the energy drift caused by the dc current is balanced with the power exchange carried out by the ac current.




Figure 2. Voltage inserted in each branch.

The developed MMC control strategy is directly inspired from Ref. [28]. As shown in Figure 3, the controller can be divided into three parts: (i) the branch energy control (Figure 3.a), (ii) the branch current control, see Figure 3b and (iii) the capacitor balancing control, see Figure 3.c. Given that both converter halves operate in a similar manner, only the upper part is analyzed hereinafter.




Figure 3. Overview of the developed double-PI MMC controller.

2.1. Branch Energy Control

This part controls the average energy inside the series (se) and derivation (de) branches generating the appropriate references for the amplitude of the ac circulating current ( $I_u^*$ ) and for the dc component of the derivation branch current ( $I_{de}^*$ ), according to the following mathematical formulations

$$P_{se} = \frac{d}{dt}(\bar{W}_{se}) = \frac{1}{2C} \frac{d}{dt} \left( \sum_{j=1}^{N_{se}} (\bar{v}_{c_{se_j}})^2 \right) = (V_{dci} - V_{dco}) \cdot I_{se} - \frac{V_u \cdot I_u}{2} \quad (1)$$

$$P_{de} = \frac{d}{dt}(\bar{W}_{de}) = \frac{1}{2C} \frac{d}{dt} \left( \sum_{j=1}^{N_{de}} (\bar{v}_{c_{de_j}})^2 \right) = V_{dco} \cdot I_{de} + \frac{V_u \cdot I_u}{2}$$

Considering that the power flows from the input to the output side of the converter, the term  $(V_{dci} - V_{dco}) \cdot I_{se}$  is the power injected in the series branch, whereas  $V_u \cdot I_u / 2$  is the power extracted by the ac current. In steady state, both terms have to be the same in order to keep the branch energy constant. Similarly,  $V_{dco} \cdot I_{de}$  is the power extracted from the derivation branch (note that  $I_{de} < 0$  when  $I_{se} > 0$  and vice versa) and  $V_u \cdot I_u / 2$  is the power injected in the derivation branch. Again, in steady state, both terms have to be the same. Note that the power extracted from the series branch is the same as the power injected in the derivation branch.

The circulating  $i_q$  current (see Figure 2), which is used for the SM capacitor voltage balancing within each branch, is regulated to be out of phase ( $\pi/2$ ) with the  $v_u$  voltage. Thus, it does not contribute to the energy transfer between the series and derivation

branches, and it is not considered in the previous analysis. Adding and rearranging Equation (1a,b) yields the following total power

$$\frac{d}{dt}(\bar{W}_{se}) + \frac{d}{dt}(\bar{W}_{de}) = (V_{dci} - V_{dco}) \cdot I_{dco} + V_{dci} \cdot I_{de} \quad (2)$$

In Equation (1a),  $I_{se}$  depends on the output load ( $I_{dco}$ ) so it is considered a disturbance that can be compensated in the loop (Figure 3a). Thus, the series energy is controlled by setting the amplitude ( $I_u$ ) of the circulating current. Note that the amplitude of the branch ac voltage ( $V_u$ ) is kept constant. On the other hand, according to Equation (2), the total energy of each converter half can be regulated by means of the dc current flowing through the derivation branch ( $I_{de}$ ).

## 2.2. Branch Current Control

According to Figure 2, the branch currents, which consist of dc and ac components, are as follows

$$i_{se} = I_{se} + I_u \sin(2\pi f_u t) + I_q \sin\left(2\pi f_u t - \frac{\pi}{2}\right) \quad (3)$$

$$i_{de} = I_{de} + I_u \sin(2\pi f_u t) + I_q \sin\left(2\pi f_u t - \frac{\pi}{2}\right)$$

The second part of the developed MMC controller is then dedicated to the PI-resonant control of the  $i_{de}$  current, which generates the  $v_{de,l}^*$  reference voltage for each submodule before the capacitor voltage balancing control, as illustrated in Figure 3b. The  $I_u^*$  and  $I_{de}^*$  references are provided by the energy control part. The  $I_q^*$  current, which is used in the capacitor balancing control, is kept constant. The current through the series branch  $i_{se}$  is already imposed by its  $i_{de}$  counterpart and the output dc current. Hence, this branch only needs to create the voltage drop  $v_{se,l}^*$  between the input and output sides (Figure 3b).

## 2.3. Capacitor Balancing Control

A constant circulating current  $i_q$ , which is out of phase ( $\pi/2$ ) with  $v_u$  redistributes the energy amongst the capacitors within a branch. Its value is

$$i_q = I_q \sin\left(2\pi f_u t - \frac{\pi}{2}\right) \quad (4)$$

Additionally, each SM also creates an ac voltage, which is in phase or shifted  $180^\circ$  from the circulating current  $i_q$  to extract/inject power from/to each particular SM capacitor. The deviation of each capacitor voltage ( $v_{c,x,j}$ ) with respect to the branch capacitor average voltage  $\bar{v}_{c,x,j}$  is then fed to a PI regulator that minimizes it (see Figure 3c) before generating the SM voltage references that are in turn fed to the PWM process.

## 3. eRTS for Cell Voltage Estimation

The developed SoC-FPGA-based eRTS estimates the capacitor voltages of the MMC submodules. Indeed, the previously discussed controller uses these voltages (in order to process the measured branch energies and for the capacitor balancing). Then, the targeted fault-tolerant application consists of compensating any fault that can appear in the MMC submodule voltage sensors. Hence, in the case of a fault in the SM voltage measurements, the system will swap immediately from reading the measured values to the estimated ones from the eRTS in order to continue operating the system.

Figure 4 highlights the internal diagram of a single capacitor voltage eRTS which is duplicated as many times as the number of submodules. It consists of two main blocks: (i) the current offset observer, which is in charge of estimating the current offset induced by errors in the measurements; and (ii) the capacitor voltage estimator, which estimates the SM voltage from the measured arm current and the current offset calculated by the observer.




Figure 4. Capacitor voltage eRTS diagram.


In the upper part of this diagram,  $i_{caps}$  is the current passing through the capacitor, which is calculated using  $i_{caps} = S_n \cdot i_{arm}$ , where  $S_n$  is a logical function derived from the PWM signals and  $i_{arm}$  is the current through the MMC arm. The voltages  $V_{caps}$  and  $\hat{V}'_{caps}$  are the measured and estimated capacitor voltages (before current offset compensation), respectively.

The second block is based on Equation (5), which corresponds to the forward Euler based discrete-time version of the model figured out in the diagram (the sampling time  $T_s$  is set to  $5 \mu s$ ). It takes the current offset calculated by the observer, passes it through a low-pass filter (LPF) in order to mitigate the noise present in the measured signals, then subtracts it to the current flowing through the cell in order to compensate the voltage drift caused by measurement errors of the current sensors, and outputs the estimated capacitor voltage  $\hat{V}_{caps}$ .

$$\hat{V}_{caps}(k) = \hat{V}_{caps}(k - 1) + S_n \frac{T_s}{C} [i_{arm}(k - 1) - i_{offset\_LPF}(k - 1)] \quad (5)$$

This treatment is duplicated for each MMC submodule and coded as a single IP using Vivado HLS [25]. In the case of failure in the SM voltage measurement,  $V_{caps}$ , it is possible to switch to fault mode, which causes the IP to freeze the current offset observer from integrating the current and the voltage error, keeping  $i_{offset}$  steady. Hence, the zero-order hold (ZOH) maintains its last averaged value and continues estimating the capacitor voltages  $\hat{V}_{caps}$  based on the averaged  $i_{offset}$  value and the new current measurements  $i_{caps}$ .

Figure 5 shows the measured and eRTS-estimated SM voltages of the series and derivation branches of the upper half of the MMC, respectively. The measured voltage presents the typical noise of sampled signals, whereas the eRTS-estimated voltage has a much smoother shape. The eRTS-estimated voltage follows very closely the 100 Hz ripple caused by the MMC circulating currents. Note that the absolute ripple is about 2 V around the 100 V of each cell (2%). The estimation error is much smaller, being consistently below 0.5 V as can be seen in the graphs. These results are obtained with a  $5 \mu s$  time step. More details regarding the hardware/software implementation are discussed in the next section.




**Figure 5.** eRTS capacitor voltages estimations of the series (HB1–HB3) and derivation branch (HB4–HB6) during healthy mode.

#### 4. SoC-FPGA-Based Hardware/Software Co-Design

In the proposed application, a Xilinx Zynq SoC-FPGA device is used to ensure fast execution, thanks to the inherent PL resources, as well as a high level of integration, having in mind the hardwired ARM cortex-A9 processor, the distributed memory resources and also the analog-to-digital conversion (ADC) peripherals. The following subsections provide descriptions of the developed sensorless controller modules, but more details regarding the whole digital implementation can be found in [29], including a dedicated design methodology. Furthermore, Refs. [9,30–33] provide additional discussions related to the topic of the FPGA-based real-time simulation of power systems.

All the subsystems necessary to control the MMC are classified into two groups according to their requirements and characteristics, such as execution time, modifications to be performed during the development cycle, and complexity. Figure 6 shows the complete designed architecture, which is visually alleviated by highlighting the main signals. These subsystems are implemented in either hardware (VHDL manually coded or generated from HLS) using the PL side, or in software using the PS side. Figure 6 gives also an idea of the global resource consumption. The remaining elements of the system are composed of the Xilinx ADC, which samples the arm currents simultaneously and the on-chip memory (OCM), which is used as a shared memory interface between the PS and the PL sides. The design partitioning between the latter is done as follows:

- **Hardware FPGA PL side:** concerns all the tasks that require the fastest execution time with considerable parallelization possibilities. These tasks include basic blocks manually coded in VHDL (namely the PWM generator and the CIC filter). As for higher complexity tasks, such as the proposed eRTS, the corresponding algorithm is firstly coded in C, and the corresponding architecture is generated using the Vivado HLS tool.
- **Software processor side:** it concerns the lower dynamic tasks with very few parallelization chances that need fast and flexible modifications during the development. This concerns concretely the controller and the on-chip memory (OCM) memory management system, directly coded in C++ and executed in the bare-metal ARM processor.



**Figure 6.** Overview of the global sensorless control architecture, timing diagram and resource consumption of the overall design.

The different execution rates are reported in the timing diagram provided in Figure 6. The eRTS calculations and the ADC acquisitions are performed every 5  $\mu$ s. An interrupt is configured to halt every 5  $\mu$ s to retrieve the current measurements and start the eRTS computations based on them, ensuring real-time operation. The rest of the IPs (the controller, the PWM generator, the CIC filter and its floating-point converter) are executed every 100  $\mu$ s. This means that the capacitor voltage fluctuations below 100  $\mu$ s cannot be physically measured. However, as highlighted in Figure 4, the eRTS can estimate them by computing the equations based on the 5  $\mu$ s measured current.

#### 4.1. Capacitor Voltage eRTS

This block gathers all eRTS equations of the MMC submodules. As explained in the previous section, a forward Euler approximation is used, and a 32-bit fixed point format is adopted. Considering the versatility, scalability, and execution time, the best option is to implement this eRTS in the FPGA side. This block needs to read the PWM signals coming from the PWM generator as fast as possible to see if there is current flowing through the capacitor. Therefore, it has to be directly connected by hardware to this block to read its values with the smallest possible delay. Furthermore, the computations to be performed per SM are independent from others, so the parallelization degree is significant, reducing the total execution time. The amounts of resources used by this IP are 1 BRAM, 60 DSPs, 12,003 flip-flops, and 9454 look-up tables. Driving the block with a 100 MHz clock, the execution time needed to output a valid result is of 71 clock cycles, and hence 710 ns.



#### 4.2. PWM Generator

This block compares the SM voltage references with a carrier signal in order to generate a binary signal that determines the state of each SM. The switching must be performed with enough resolution so that the control commands are applied at the right time. Hence, if the control is executed at 100  $\mu$ s, the PWM internal clock has to run at least 100 times faster to have a minimum resolution of 1  $\mu$ s.

#### 4.3. Cascaded Integrator-Comb (CIC) Filter

This decimation filter is used in this work to convert the measured  $\Delta\Sigma$ -frequency-modulated capacitor voltages coming from the SMs into 32-bit signals. The CIC is a finite impulse response filter whose main advantage is having no need for multipliers. Thus, it is solely composed of adders and registers, which implies an important benefit in terms of the FPGA area usage [34]. This block uses 5957 flip-flops and 2782 look-up tables.

#### 4.4. Uint32 to Float Converter

This block is in charge of reading the integer value produced by the CIC filter and converting it to a 32-bit floating-point value in order to avoid the PS from doing it, thus alleviating some computational burden. This kind of block is commonly known as a hardware accelerator. Regarding hardware resources, this IP needs 1 BRAM, 5 DSPs, 3,444 flip-flops, and 2,458 look-up tables. The execution time needed by this block to provide the results is 32 clock cycles when driving the IP using a 100 MHz oscillator, which corresponds to 320 ns.

#### 4.5. On-Chip Memory (OCM)

As seen in Figure 6, the OCM is used as an interface between PL and PS. The accelerator coherency port (ACP) is used so that the controller can access the data, achieving minimum latency and keeping coherency with the L1 caches [35]. All the blocks are configured to store their results autonomously in fixed regions of the OCM and also into the DDR memory for data-logging purposes, this time using the high performance (HP) port. The latter is not included in the diagram for simplicity. Once the test is finished, the data stored in the DDR are transferred into a SD card for further study and verification of the results.

#### 4.6. The Controller

The controller function (Figure 3) is executed every 100  $\mu$ s by the ARM processor, which is synchronized by a 667 MHz clock. It takes as inputs the capacitor voltages stored in the OCM, that is, the measured capacitor voltages during the normal operation or the eRTS estimated capacitor voltages during faulty operating mode. These voltages are stored in real time by the eRTS on the one hand and by the acquisition chain on the other hand. Depending on these voltages and the measured arm currents, this controller outputs the reference voltages to be generated by each SM (Figure 3).

### 5. Experimental Validation of the eRTS

As explained before, the developed eRTS estimates all the capacitor voltages of the MMC and ensures a digital redundancy when any fault appears in the corresponding voltage sensors. Then, in the event of a faulty voltage measurement, the controller switches from reading the values written in the OCM by the acquisition chain ( $\Delta\Sigma$ -measurements, CIC filter and Uint32-to-float converter) to those written by the capacitor voltage eRTS. In the proposed work, this faulty scenario is experimentally tested, assuming the worst case, namely that all the sensors are faulty. For example, such a worst-case scenario could arise if the power supply of the acquisition board is lost.

Figure 7 gives an overview of the experimental test bench. The developed MMC topology is composed of 12 HB submodules mounted in a 3D-printed structure, forming a

rack. Each submodule integrates two Toshiba TK62N60W MOSFETs and a 940  $\mu\text{F}$  total capacitor. The electronic interfacing is made up of optical fiber transceivers, and the capacitor voltage measurement is performed using the ACPL-7970 optically isolated  $\Sigma\Delta$  modulator. The digital implementation is achieved using an Avnet MicroZed board, including a Xilinx Zynq-7020 SoC FPGA. This target is privileged for its high level of integration. Indeed, it includes all the needed digital peripherals in addition to the ADC block. Regarding the power chain, the MMC parameters and the voltage supply conditions are summarized in Table 1.




Figure 7. Experimental test bench.

Table 1. MMC parameters.

$N_{se}, N_{de}$	C	$V_{cap}$	$V_{dci}$	$V_{dco}$	$V_u$	$f_u$
3 (HB)	940 $\mu\text{F}$	100 V	300 V	150 V	150 V	100 Hz

Figure 8 shows the capacitor voltages of all the MMC submodules before and after a failure occurring at the instant 5.5 s. This is an extreme case to show the performance of the eRTS estimate in such an unlikely situation. The fault in all voltage sensors is emulated by just switching the control feedback signals from those actually measured by the CIC filter to those provided by the eRTS at 5.5 s. In a real system, a fault detection algorithm would be used; however, as a proof of concept, here, the feedback signals are just switched by a software command.






Figure 8. eRTS capacitor voltages estimations of se-branch (HB1–HB3) and de-branch (HB4–HB6) before and after a failure occurring at the instant 5.5 s.

One can notice from these results and from the error evolution in Figure 9 that the system operates reliably after the fault. However, there is a slight drift in the actual voltage caused by a set of effects that were not considered in this work (nominal parameters instead of actual values, converter non-linearities, interlock delays and PWM resolution). However, it is clearly seen that the controller drives properly the eRTS voltage estimate to their 100 V reference. Additionally, according to Figure 9, the estimation error is always kept under 10% of the nominal SM voltage for the whole test, which is acceptable with regards to the previous hypotheses. These results demonstrate that the eRTS can be used in the case of an extreme fault scenario, allowing the system to be shut down safely without compromising the converter integrity.



**Figure 9.** Capacitor voltage error evolution. Left side: short duration; right side: long duration.

Figure 10 shows a comparison between the measured derivation branch voltage and the estimated one, which is obtained by using the eRTS-estimated capacitor voltages and the measured branch current. The captured data are obtained using a Yokogawa DL850 ScopeCorder oscilloscope sampling the signals at  $1 \mu\text{s}$ , and the estimated output voltage is derived from the capacitor voltage eRTS and re-conditioned using MATLAB as a proof of concept. The shape of the signal is perfectly tracked, even when the eRTS is switched in at 5.5 s, with only a slight voltage difference when reaching the highest voltage magnitude. In the right side of the same figure, small differences are observed when the pulses are too short. This might be caused for two reasons: (i) the eRTS had insufficient time resolution ( $5 \mu\text{s}$ ) to capture them; and/or (ii) the dead times introduced on each SM. Nevertheless, the reconstruction of the signal is good enough to be exploited, which might have interesting applications if the output voltage measurement fails.



**Figure 10.** MMC output ac voltage reconstruction from the eRTS, during two periods (left side) and inside shorter time window (right side).

## 6. Conclusions

This paper presented the development of a voltage sensorless controller of an MMC power converter. This controller integrates an eRTS that acts as a redundant block that estimates all the capacitor voltages of the MMC submodules. Hence, in the case of a faulty situation that occurs among the voltage sensors, the controller switches from the measured to the estimated quantities, which allows the overall system to continue operating.

After having detailed the used MMC topology, its associated control algorithm and the principle of the developed eRTS, authors presented the hardware/software implementation on the Xilinx Zynq-7020 SoC-FPGA. Indeed, having in mind the total algorithm complexity, the use of such a fully integrated technology was the best option, with a processing system where controller is coded, and a FPGA fabric where the eRTS, the PWM and the measurement chain are implemented.

The developed proof of concept was tested and validated in an experimental prototype in both healthy and faulty situations. The obtained results confirmed the level of estimation quality of the eRTS when compared to the measurements. Additionally, this eRTS operates properly when switching from the healthy to faulty case, which makes the overall voltage–sensorless control system work reliably.

These promising results encouraged the authors in conducting additional studies regarding the application of digital twins in the area of power electronics. One of the promising orientations of this work is the implementation of eRTS in the context of prognostics and health management of a power converter. In such a case, the eRTS capabilities must be enlarged in order to simulate the whole topology of the power converter and especially at the power switches level. However, the digital implementation challenges are strengthened since the fast transients occurring during a commutation must be finely approximated. Following these orientations, the first proof-of-concepts were developed and proposed in Ref. [9].

**Author Contributions:** Conceptualization, D.T.; R.V.-A.; L.I.; E.M.; R.B.-G.; methodology, D.T.; R.V.-A.; L.I.; E.M.; Blasco-Gimenez, R.; software, Tormo, D.; validation, Tormo, D.; formal analysis, Tormo, D.; Vidal-Albalate, R.; Idkhajine, L.; Monmasson, E.; Blasco-Gimenez, R.; investigation, Tormo, D.; resources, Blasco-Gimenez, R.; writing—original draft preparation, Tormo, D.; writing—review and editing, Vidal-Albalate, R.; Idkhajine, L.; supervision, Idkhajine, L.; Monmasson, E.; Blasco-Gimenez, R.; project administration, Monmasson, E.. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research received no external funding.

**Institutional Review Board Statement:** Not applicable

**Informed Consent Statement:** Not applicable

**Acknowledgments:** This work was the result of a collaboration between the SATIE laboratory (CYU-France) involved in the digital implementation of power electronics and motor controllers, and the AI2 laboratory (UPV-Spain) involved in the development of power converters. The authors would like to thank the Spanish Research Agency for their help through grant PID2020-112943RB-I00 funded by MCIN/AEI/10.13039/501100011033.

**Conflicts of Interest:** The authors declare no conflict of interest.

## Nomenclature

$se, de$	Series branch and derivation branch indices
$x^*$	Reference quantity
$\bar{x}, \hat{x}$	Average quantity, estimated quantity
$N_{se}, N_{de}$	Number of submodules
$V_{dci}, V_{dco}$	Input and output dc voltages
$I_{se}, I_{de}$	dc component of the series and derivation branch currents
$I_u, I_q$	Amplitudes of $i_u$ and $i_q$ circulating ac currents
$I_{dci}, I_{dco}$	Input and output dc currents
$V_u$	Amplitude of the inner ac voltage $v_u$
$v_u$	Instantaneous ac component of series and derivation branch
$i_u, i_q$	Instantaneous value of the circulating currents
$f_u$	Frequency of the ac current and voltage
$v_{se\_j}^*, v_{de\_j}^*$	SM voltage references before capacitor balancing
$v_{c\_se\_j}, v_{c\_de\_j}$	Capacitor voltage of the j-th submodule of series (resp. derivation) branch
$i_{se}, i_{de}$	Measured series and derivation currents
$V_{ref\_j}$	Voltage reference vector
$v_{ref\_se\_j}^*, v_{ref\_de\_j}^*$	Voltage reference to be applied to the j-th submodule of series (resp. derivation) branch
$V_{caps}$	Vector with the SM capacitor voltages
$T_s$	eRTS time step
$W_{se}, W_{de}$	Series and derivation branch energy

## Reference

- Bai, H.; Liu, C.; Breaz, E.; Al-Haddad, K.; Gao, F. A Review on the Device-Level Real-Time Simulation of Power Electronic Converters: Motivations for Improving Performance. *IEEE Ind. Electron. Mag.* **2021**, *15*, 12–27.
- Wang, K.; Xu, J.; Li, G.; Tai, N.; Tong, A.; Hou, J. A Generalized Associated Discrete Circuit Model of Power Converters in Real-Time Simulation. *IEEE Trans. Power Electron.* **2019**, *34*, 2220–2233.
- Liu, J.; Dinavahi, V. A Real-Time Nonlinear Hysteretic Power Transformer Transient Model on FPGA. *IEEE Trans. Ind. Electron.* **2013**, *61*, 3587–3597.
- Saad, H.; Ould-Bachir, T.; Mahseredjian, J.; Dufour, C.; Denetiere, S.; Nguéfeu, S. Real-Time Simulation of MMCs Using CPU and FPGA. *IEEE Trans. Power Electron.* **2013**, *30*, 259–267.
- Matar, M.; Paradis, D.; Iravani, R. Real-time simulation of Modular Multilevel Converters for controller Hardware-in-the-Loop testing. *IET Power Electron.* **2016**, *9*, 42–50.
- Tormo, D.; Vidal-Albalade, R.; Idkhajine, L.; Monmasson, E.; Blasco-Gimenez, R. Modular Multi-level Converter Hardware-in-the-Loop Simulation on low-cost System-on-Chip devices. In Proceedings of the IECON 2018-44th Annual Conference of the IEEE Industrial Electronics Society, Washington, DC, USA, 21–23 October 2018.
- Peng, Y.; Zhao, S.; Wang, H. A Digital Twin Based Estimation Method for Health Indicators of DC–DC Converters. *IEEE Trans. Power Electron.* **2021**, *36*, 2105–2118.
- Milton, M.; De La O, C.A.; Ginn, H.L.; Benigni, A. Controller-Embeddable Probabilistic Real-Time Digital Twins for Power Electronic Converter Diagnostics. *IEEE Trans. Power Electron.* **2020**, *35*, 9850–9864.
- Idkhajine, L.; Monmasson, E. Embedded Fully FPGA-based Real-Time Simulators for Static Power Converters with Power Switch Characteristics Approximated by Identification. In IEEE Transactions on Industrial Electronics, 2021; Early Access.
- Dagbagi, M.; Hemdani, A.; Idkhajine, L.; Naouar, M.W.; Monmasson, E.; Slama-Belkhdja, I. ADC-based embedded real-time simulator of a power converter implemented in a low-cost FPGA: Application to a fault-tolerant control of a grid-connected voltage-source rectifier. *IEEE Trans. Ind. Electron.* **2016**, *63*, 1179–1190.

11. Kushalappa, V.K.A.; Elsabrouty, I.; Ali, W.; Colak, Y.I. Modeling and Testing of Single Delta Bridge Cell Modular Multilevel Converter STATCOM in FPGA Based Real-Time Simulator. In Proceedings of the IECON 2021—47th Annual Conference of the IEEE Industrial Electronics Society, Toronto, ON, Canada, 13–16 October 2021.
12. Xiong, K.; Wang, G.; Zhang, J.; He, G. FPGA-Based modular multilevel converter (MMC) controller for efficient voltage balancing in real-time simulation. In Proceedings of the the 16th IET International Conference on AC and DC Power Transmission (ACDC 2020); IET, Online Conference, 2–3 July 2020; pp. 1851–1856.
13. Saad, H.; Denetiere, S.; Mahseredjian, J.; Delarue, P.; Guillaud, X.; Peralta, J.; Nguefeu, S. Modular multilevel converter models for electromagnetic transients. *IEEE Trans. Power Del.* **2014**, *29*, 1481–1489.
14. Falck, J.; Felgelmacher, C.; Rojko, A.; Liserre, M.; Zacharias, P. Reliability of Power Electronic Systems. *IEEE Ind. Electron. Mag.* **2018**, *12*, 24–35.
15. Gnanarathna, U.; Gole, A.; Jayasinghe, R. Efficient modeling of modular multilevel HVDC converters (MMC) on electromagnetic transient simulation programs. *IEEE Trans. Power Del.* **2011**, *26*, 316–324.
16. Ould-Bachir, T.; Saad, H.; Denetiere, S.; Mahseredjian, J. CPU/FPGA-based real-time simulation of a two-terminal MMC-HVDC system. *IEEE Trans. Power Del.* **2017**, *32*, 647–655.
17. Razani, R.; Mohamed, Y.A.-R.I. Fault-Tolerant Operation of the DC/DC Modular Multilevel Converter Under Submodule Failure. *IEEE J. Emerg. Sel. Top. Power Electron.* **2021**, *9*, 6139–6151.
18. Farias, J.A.V.M.; Cupertino, A.F.; Pereira, H.A.; Seleme, S.I.; Teodorescu, R. On Converter Fault Tolerance in MMC-HVDC Systems: A Comprehensive Survey. *IEEE J. Emerg. Sel. Top. Power Electron.* **2020**, *9*, 7459–7470.
19. *DS190: Zynq-7000 All Programmable SoC Overview*; Xilinx, Inc., San José, CA, USA. 2016.
20. *Intel User-Customizable SoC FPGAs*; FPGA-Intel Inc., San José, CA, USA. 2018.
21. *DS0112: SmartFusion Customizable System-on-Chip (cSoC)*; Microsemi Corp. Chandler, AZ, USA. 2015.
22. Monmasson, E.; Idkhajine, L.; Cirstea, M.N.; Bahri, I.; Tisan, A.; Naouar, M.W. FPGAs in Industrial Control Applications. *IEEE Trans. Ind. Inform.* **2011**, *7*, 224–243.
23. Ricco, M.; Gheorghe, M.; Mathe, L.; Teodorescu, R. System-on-chip implementation of embedded real-time simulator for modular multilevel converters. In Proceedings of the 2017 IEEE Energy Conversion Congress and Exposition (ECCE), Cincinnati, OH, USA, 1–5 October 2017; pp. 1500–1505.
24. Tormo, D.; Idkhajine, L.; Monmasson, E.; Vidal-Albalade, R.; Blasco-Gimenez, R. Embedded real-time simulators for electromechanical and power electronic systems using system-on-chip devices. *Math. Comput. Simul.* **2019**, *158*, 326–343.
25. *UG902: High-Level Synthesis with Vivado HLS*; Xilinx Inc., San José, CA, USA. 2012.
26. Montano, F.; Ould-Bachir, T.; David, J.P. An Evaluation of a High-Level Synthesis Approach to the FPGA-Based Submicrosecond Real-Time Simulation of Power Converters. *IEEE Trans. Ind. Electron.* **2018**, *65*, 636–644.
27. Nane, R.; Sima, V.-M.; Pilato, C.; Choi, J.; Fort, B.; Canis, A.; Chen, Y.T.; Hsiao, H.; Brown, S.; Ferrandi, F.; et al. A Survey and Evaluation of FPGA High-Level Synthesis Tools. *IEEE Trans. Comput. Des. Integr. Circuits Syst.* **2016**, *35*, 1591–1604.
28. Vidal, R.; Soto, D.; Andrade, I.; Riedemann, J.; Pesce, C.; Belenguer, E.; Pena, R.; Blasco-Gimenez, R. A multilevel modular DC-DC converter topology. *Math. Comput. Simul.* **2015**, *131*, 128–141.
29. Tormo, D. Evaluation of System-on-Chip Devices for Embedded Real-Time Simulators of Electrical Systems. Ph.D. Thesis, CY Cergy-Paris University, Cergy, France, 2017. Available online: <https://www.theses.fr/2018CERG0969> (accessed on 24 Feb. 2022).
30. Dagbagi, M. FPGA-Based Embedded Real Time Simulation of Electrical Systems. Ph.D. Thesis, CY Cergy-Paris University, Cergy, France, 2015. Available online: <https://www.theses.fr/2015CERG0808> (accessed on 24 Feb. 2022).
31. Cirugeda-Roldán, E.M.; Martínez-García, M.S.; Sanchez, A.; de Castro, A. Evaluation of the Different Numerical Formats for HIL Models of Power Converters after the Adoption of VHDL-2008 by Xilinx. *Electronics* **2021**, *10*, 1952.
32. Estrada, L.; Vázquez, N.; Vaquero, J.; De Castro, Á.; Arau, J. Real-Time Hardware in the Loop Simulation Methodology for Power Converters Using LabVIEW FPGA. *Energies* **2020**, *13*, 373.
33. Strasser, T. Real-Time Simulation Technologies for Power Real-Time Simulation Technologies for Power System Design, Testing, and Analysis. *IEEE Power Energy Technol. Syst. J.* **2015**, *2*, 63–73.
34. Hogenauer, E. An economical class of digital filters for decimation and interpolation. *IEEE Trans. Acoust. Speech Signal Process.* **1981**, *29*, 155–162.
35. Sadri, M.; Weis, C.; Wehn, N.; Benini, L. Energy and performance exploration of accelerator coherency port using xilinx Zynq. In Proceedings of the 10th FPGAworld Conference, Stockholm Sweden, 10–12 September, 2013.