

# Contents

Abstract	I
Resumen	I
Resum	IV
Acknowledgments	VI
Contents	IX
List of Acronyms	XIX
Preface	1
I Non-binary low-density parity-check decoding	7
1 State of the art of non-binary low-density parity-check decoding algorithms	9
1.1 Background concepts of non-binary low-density parity-check codes . . . . .	9
1.2 Basics of parity check matrix construction . . . . .	12
1.3 Qary-Sum-Product derived algorithms: Check node update function complexity and routing problems . . . . .	15
1.4 Forward-backward and T-EMS algorithms . . . . .	19
1.4.1 Forward-backward algorithm . . . . .	19

1.4.2 T-EMS algorithm . . . . .	25
1.5 Symbol-flipping algorithms . . . . .	33
1.6 Advantages of non-binary low-density parity-check decoding . . . . .	39
1.7 Conclusions . . . . .	41
2 Contributions to non-binary low-density parity-check decoding	43
2.1 Parallel schedule algorithms and architectures . . . . .	43
2.1.1 Modified GBFDA . . . . .	44
2.1.2 Finite precision analysis for M-GBFDA: control of the data growth . . . . .	45
2.1.3 Blocking technique . . . . .	48
2.1.4 Frame error rate performance comparison between NB-LDPC decoders. . . . .	50
2.1.5 Partial parallel architectures for the flooding schedule . . . . .	51
2.1.6 Conclusions of the architectures for the parallel schedule of M-GBFDA. . . . .	70
2.2 Serial schedule algorithms and architectures . . . . .	72
2.2.1 Enhanced Serial GBFDA . . . . .	72
2.2.2 Alternative voting process for serial schedule of GBFDA . . . . .	74
2.2.3 Alternative initialization for serial schedule of GBFDA . . . . .	76
2.2.4 Simplified ES-GBFDA . . . . .	78
2.2.5 Frame error rate performance comparison between NB-LDPC decoders. . . . .	81
2.2.6 Partial parallel architectures for the serial schedule . . . . .	81
2.2.7 Conclusions of the architectures for the serial schedule of GBFDA . . . . .	88
2.3 Multiple-vote algorithm and architecture . . . . .	90
2.3.1 Multiple-Vote Symbol Flipping Decoding Algorithm . . . . .	91
2.3.2 Parameters of MV-SFA and FER performance comparisons . . . . .	95
2.3.3 Partial parallel architecture for MV-SFA . . . . .	97
2.3.4 Conclusions of the multiple-vote symbol flipping algorithm . . . . .	111
2.4 Comparisons with other works . . . . .	112
2.5 Conclusions . . . . .	116
II Algebraic soft-decision Reed-Solomon decoding	119
3 State of the art of algebraic soft-decision Reed-Solomon decoding algorithms	121
3.1 Background concepts of Reed-Solomon codes . . . . .	121

3.2 Complexity of soft-decision algorithms for Reed-Solomon codes . . . . .	123
3.3 Low complexity Chase algorithm for Reed-Solomon soft-decision . . . . .	125
3.4 Conclusions . . . . .	128
4 Contributions to algebraic soft-decision decoding algorithms . . . . .	129
4.1 Low complexity Chase decoding algorithm based on HDD . . . . .	129
4.1.1 Multiplicity assignment . . . . .	130
4.1.2 Syndrome computation . . . . .	131
4.1.3 Key equation solver . . . . .	133
4.1.4 Chien search, Forney and test-vector selection . . . . .	133
4.1.5 Frame error rate performance for LCC based on HDD . . . . .	134
4.2 Architecture for LCC decoder based on HDD . . . . .	136
4.2.1 Multiplicity-assignment unit . . . . .	136
4.2.2 Syndromes computation unit. . . . .	137
4.2.3 Key equation solver unit . . . . .	145
4.2.4 Chien search, Forney and test-vector selection units. . . . .	146
4.2.5 Area and timing complexity analysis . . . . .	148
4.2.6 FPGA and ASIC results . . . . .	149
4.3 Comparisons with other works . . . . .	150
4.4 Conclusions . . . . .	152
III Conclusion and future works . . . . .	153
5 Conclusion and future works . . . . .	155
5.1 Conclusions . . . . .	155
5.2 Future research lines . . . . .	158
Bibliography . . . . .	161