

Contents

Acronyms	vii
Resum	ix
Resumen	xiii
Abstract	xvii
List of Figures	xxv
List of Tables	xxxiii
1 CERN, the LHC and the ALICE ITS upgrade program	1
1.1 The LHC	4
1.1.1 The ATLAS Experiment	6
1.1.2 The CMS Experiment	8
1.1.3 The LHCb experiment	9
1.2 ALICE	10
1.2.1 The ITS	13
1.2.2 The ALICE upgrade strategy	15
1.2.3 The ITS upgrade	16
1.3 ITS design and chip assembly constraints	21
1.4 Conclusions and overview	23

Contents

2 Silicon Pixel Detectors in High Energy Physics	25
2.1 Interaction of particles with matter	26
2.1.1 Interaction with charged particles	26
2.1.2 Multiple scattering	30
2.2 Silicon PN junction as a sensor	30
2.2.1 Silicon particle detector	34
2.2.2 Silicon tracker detector	36
2.3 CMOS technology and circuits	38
2.3.1 MOSFET	39
2.3.2 Simple circuits	42
2.3.3 The CMOS process	43
2.4 Radiation Effects	45
2.4.1 Total Ionizing Dose in transistors	46
2.4.2 Non Ionizing Energy Loss in sensors	47
2.4.3 Single Event Effects	48
2.4.3.1 Single Event Upset mitigation implementing Triple Mode Redundancy .	49
2.5 Technology Options for Pixel Detectors	50
2.5.1 Hybrid pixels detectors	51
2.5.2 Monolithic active pixel sensors	52
2.5.2.1 MAPS process	52
2.5.2.2 MAPS Principle Operation	53
2.5.2.3 Detector Technology selection	55
2.6 Read-out architectures	57
2.6.1 State of the art for MAPS : Rolling shutter	58
2.6.1.1 The ULTIMATE ASIC	59
2.6.2 Improved rolling shutter	60
2.6.2.1 MISTRAL	60
2.6.2.2 ASTRAL	62
2.6.3 New architecture ALPIDE	62
2.7 Conclusions and overview	63
3 Monolithic Active Pixel Sensor development for the ALICE ITS Upgrade	65
3.1 The Explorer Family	67
3.1.1 Read-out implementation	69

3.1.2 Read-out control	70
3.1.3 Experimental results	72
3.2 The PADRE circuit in the pALPIDEss	75
3.2.1 Encoding process	78
3.2.2 Physical Implementation	81
3.2.3 PADRE implementation.	83
3.2.3.1 Considerations about power consumption	84
3.2.4 Experimental results	85
3.2.4.1 Lab measurement.	87
3.2.4.2 Test beam measurement	88
3.3 ORTHOPIX	89
3.3.1 Implementation	93
3.3.2 Priority Address Encoder	94
3.3.3 Shift Register	95
3.3.4 Experimental results	96
3.4 Investigator	98
3.4.1 Experimental results	101
3.5 SEU_TJ180	104
3.5.1 Single Event Upset measurements.	107
3.5.1.1 Single Event Latch-up measurements.	110
3.6 Conclusions and overview	112
 4 New full scale developments for the ALICE PIXEL DETECTOR	115
4.1 The ALPIDE family.	116
4.2 pALPIDE3	122
4.2.1 Read-out design and implementation	127
4.2.2 Chip assembly	130
4.2.2.1 pALPIDE3 Chip layout and physical implementation.	132
4.2.2.2 Digital signal routing over DACs block	133
4.2.3 Matrix power mesh analysis	134
4.2.3.1 Analog Voltage drop	135
4.2.3.2 Digital Voltage drop	136
4.2.3.3 Power estimation	137
4.2.3.4 Measured power analysis	139