Buscar en RiuNet

Listar

Todo RiuNet

Mi cuenta

Acceder

Ayuda RiuNet

Admin. UPV

Listar por autor "Pons Escat, Lucía"

Mostrando ítems 1-17 de 17

A modular approach to build a hardware testbed for cloud resource management research

Pons-Escat, Lucía; Petit Martí, Salvador Vicente; Pons Terol, Julio; Gómez Requena, María Engracia; Sahuquillo Borrás, Julio (Springer-Verlag, 2023-12-27)

[EN] Research on resource management focuses on optimizing system performance and energy efficiency by distributing shared resources like processor cores, caches, and main memory among competing applications. This research ...
Cache-Poll: Containing Pollution in Non-Inclusive Caches Through Cache Partitioning

Pons-Escat, Lucía; Sahuquillo Borrás, Julio; Petit Martí, Salvador Vicente; Pons Terol, Julio (Association for Computing Machinery, 2022-09-01)

[EN] Current server processors have redistributed the cache hierarchy space over previous generations. The private L2 cache has been made larger and the shared last level caches (LLC) smaller but designed as non-inclusive ...
Cloud White: Detecting and Estimating QoS Degradation of Latency-Critical Workloads in the Public Cloud

Pons-Escat, Lucía; Feliu-Pérez, Josué; Sahuquillo Borrás, Julio; Gómez Requena, María Engracia; Petit Martí, Salvador Vicente; Pons Terol, Julio; Huang, Chaoyi (Elsevier, 2023-01)

[EN] The increasing popularity of cloud computing has forced cloud providers to build economies of scale to meet the growing demand. Nowadays, data-centers include thousands of physical machines, each hosting many virtual ...
Critical Phase-Aware Partitioning Approach (CPA)

Pons Escat, Lucía; Selfa Oliver, Vicent; Sahuquillo Borrás, Julio; Petit Martí, Salvador Vicente; Pons Terol, Julio (Universitat Politècnica de València, 2020-05-14)

CPA is LLC (Last Level Cache) partitioning approach that performs an efficient cache space distribution among executing applications. To assign partitions (ways) of the LLC, Intel CAT is used. This policy is included in a ...
Effect of Hyper-Threading in Latency-Critical Multithreaded Cloud Applications and Utilization Analysis of the Major System Resources

Pons-Escat, Lucía; Feliu-Pérez, Josué; Puche-Lara, José; Huang, Chaoyi; Petit Martí, Salvador Vicente; Pons Terol, Julio; Gómez Requena, María Engracia; Sahuquillo Borrás, Julio (Elsevier, 2022-06)

[EN] Multithreaded latency-critical applications represent an important subset of workloads running on public cloud systems. Most of these systems deploy powerful computing servers including Intel Hyper-Threading processors. ...
Estrategias de ubicación de aplicaciones en núcleos SMT en procesadores Intel

Navarro Edo, Marta (Universitat Politècnica de València, 2021-09-15)

[ES] Los procesadores multihilo simultáneo están dominando el mercado de la computación de altas prestaciones. Entre estos procesadores, los que soportan solos dos hilos (SMT2) están siendo los más implantados en los ...
Gestión eficiente del espacio de la LLC en procesadores de altas prestaciones

Pons Escat, Lucía (Universitat Politècnica de València, 2019-07-30)

[ES] La memoria caché de último nivel (LLC) desempeña un papel clave en el rendimiento final del sistema en los procesadores multinúcleo actuales al reducir significativamente la cantidad de accesos a memoria principal. ...
Hy-Sched: A Simple Hyperthreading-Aware Thread to Core Allocation Strategy

Navarro, Marta; Pons-Escat, Lucía; Sahuquillo Borrás, Julio (Institute of Electrical and Electronics Engineers, 2021-01-01)

[EN] Simultaneous multithreading processors are dominating the High Computing Performance market. Among these processors, those supporting only two threads are being the most widely deployed in current systems, thus, only ...
Improving System Turnaround Time with Intel CAT by Identifying LLC Critical Applications

Pons-Escat, Lucía; Selfa, Vicent; Sahuquillo Borrás, Julio; Petit Martí, Salvador Vicente; Pons Terol, Julio (Springer, 2018-08-31)

[EN] Resource sharing is a major concern in current multicore processors. Among the shared system resources, the Last Level Cache (LLC) is one of the most critical, since destructive interference between applications ...
Infraestructura flexible multi-cliente multi-servidor para aplicaciones de tail latency en entornos Cloud

Li, Zhilin (Universitat Politècnica de València, 2024-10-16)

[ES] Tradicionalmente, los objetivos de prestaciones de los sistemas distribuidos se enfocaban principalmente en reducir el tiempo medio de respuesta de las aplicaciones. Sin embargo, en los entornos cloud actuales, la ...
Interference Analysis and Resource Management in Server Processors: from HPC to Cloud Computing

Pons Escat, Lucía (Universitat Politècnica de València, 2023-09-01)

[ES] Una de las principales preocupaciones de los centros de datos actuales es maximizar la utilización de los servidores. En cada servidor se ejecutan simultáneamente varias aplicaciones para aumentar la eficiencia de los ...
Mejora de prestaciones de procesadores comerciales utilizando la tecnología Intel CAT

Pons Escat, Lucía (Universitat Politècnica de València, 2018-09-06)

[ES] La compartición de recursos tiene un gran impacto en las prestaciones de los procesadores multinúcleo actuales. Entre los recursos compartidos del sistema, la memoria caché de último nivel o Last Level Cache (LLC) ...
Phase-Aware Cache Partitioning to Target Both Turnaround Time and System Performance

Pons-Escat, Lucía; Sahuquillo Borrás, Julio; Selfa, Vicent; Petit Martí, Salvador Vicente; Pons Terol, Julio (Institute of Electrical and Electronics Engineers, 2020-11-01)

[EN] The Last Level Cache (LLC) plays a key role in the system performance of current multi-cores by reducing the number of long latency main memory accesses. The inter-application interference at this shared resource, ...
Políticas de asignación de aplicaciones a núcleos en un Intel Xeon utilizando la metodología Top-Down

Navarro Edo, Marta (Universitat Politècnica de València, 2020-09-16)

[ES] La mayoría de los procesadores utilizados en los servidores de los centros de cómputo de altas prestaciones disponen de núcleos que soportan la ejecución de múltiples hilos al mismo tiempo. Se trata de núcleos ...
SMT Efficiency in Supervised ML Methods: a Throughput and Interference Analysis

Pons-Escat, Lucía; Navarro-Edo, Marta; Petit Martí, Salvador Vicente; Pons Terol, Julio; Gómez Requena, María Engracia; Sahuquillo Borrás, Julio (SpringerOpen, 2024-10-29)

[EN] The microarchitecture of general-purpose processors is continuously evolving to adapt to the new computation and memory demands of incoming workloads. In this regard, new circuitry is added to execute specific ...
Stratus: A Hardware/Software Infrastructure for Controlled Cloud Research

Pons-Escat, Lucía; Petit Martí, Salvador Vicente; Pons Terol, Julio; Gómez Requena, María Engracia; Huang, Chaoyi; Sahuquillo Borrás, Julio (IEEE Computer Society, 2023-03-03)

[EN] Cloud systems deploy a wide variety of shared resources and host a large number of tenant applications. To perform cloud research, a small experimental platform is commonly used, which hides the huge system complexity ...
Understanding Cloud Workloads Performance in a Production like Environment

Pons-Escat, Lucía; Feliu-Pérez, Josué; Puche, José; Huang, Chaoyi; Petit Martí, Salvador Vicente; Pons Terol, Julio; Gómez Requena, María Engracia; Sahuquillo, Julio (Cornell University, 2020-10)

[EN] Understanding inter-VM interference is of paramount importance to provide a sound knowledge and understand where performance degradation comes from in the current public cloud. With this aim, this paper devises a ...