Ramón Alamán, David(Universitat Politècnica de València, 2023-07-11)
[EN] The present work develops, in System Verilog, a RISC-V IP core, both single-cycle and multi-cycle, employing the RV32I (32-bit integer handling RISC-V architecture) ISA (Instruction Set Architecture). A PID controller ...