- -

Listar por palabra clave "Cache architecture"

RiuNet: Repositorio Institucional de la Universidad Politécnica de Valencia

Listar por palabra clave "Cache architecture"

Ordenar por:Orden:Resultados:

  • thumb
    Improving Energy and Area Scalability of the Cache Hierarchy in CMPs 
    Valls Mompó, Joan Josep (Universitat Politècnica de València, 2017-04-07)
    As the core counts increase in each chip multiprocessor generation, CMPs should improve scalability in performance, area, and energy consumption to meet the demands of larger core counts. Directory-based protocols constitute ...
  • thumb
    Using huge pages and performance counters to determine the LLC architecture 
    Feliu Pérez, Josué; Sahuquillo Borrás, Julio; Petit Martí, Salvador Vicente; Duato Marín, José Francisco (Elsevier, 2013-06)
    Performance of current chip multiprocessors (CMPs) is strongly connected with the performance of their last level caches (LLCs), which mainly depends on the cache requirements of the processes as well as their interference. ...