Buscar en RiuNet

Listar

Todo RiuNet

Mi cuenta

Acceder

Ayuda RiuNet

Admin. UPV

Listar por palabra clave "Cache partitioning"

Mostrando ítems 1-6 de 6

A Hardware Approach to Fairly Balance the Inter-Thread Interference in Shared Caches

Selfa-Oliver, Vicent; Sahuquillo Borrás, Julio; Petit Martí, Salvador Vicente; Gómez Requena, María Engracia (Institute of Electrical and Electronics Engineers, 2017)

[EN] Shared caches have become the common design choice in the vast majority of modern multi-core and many-core processors, since cache sharing improves throughput for a given silicon area. Sharing the cache, however, has ...
Cache-Poll: Containing Pollution in Non-Inclusive Caches Through Cache Partitioning

Pons-Escat, Lucía; Sahuquillo Borrás, Julio; Petit Martí, Salvador Vicente; Pons Terol, Julio (Association for Computing Machinery, 2022-09-01)

[EN] Current server processors have redistributed the cache hierarchy space over previous generations. The private L2 cache has been made larger and the shared last level caches (LLC) smaller but designed as non-inclusive ...
Critical Phase-Aware Partitioning Approach (CPA)

Pons Escat, Lucía; Selfa Oliver, Vicent; Sahuquillo Borrás, Julio; Petit Martí, Salvador Vicente; Pons Terol, Julio (Universitat Politècnica de València, 2020-05-14)

CPA is LLC (Last Level Cache) partitioning approach that performs an efficient cache space distribution among executing applications. To assign partitions (ways) of the LLC, Intel CAT is used. This policy is included in a ...
Impact of partitioning cache schemes on the cache hierarchy of SMT processors

Kenyon, Samantha; López, Sonia; Sahuquillo Borrás, Julio (IEEE, 2015-08-24)

Power consumption is becoming an increasingly important component of processor design. As technology node shrinks both static and dynamic power become more relevant. This is particularly critical for the cache hierarchy. ...
Improving System Turnaround Time with Intel CAT by Identifying LLC Critical Applications

Pons-Escat, Lucía; Selfa, Vicent; Sahuquillo Borrás, Julio; Petit Martí, Salvador Vicente; Pons Terol, Julio (Springer, 2018-08-31)

[EN] Resource sharing is a major concern in current multicore processors. Among the shared system resources, the Last Level Cache (LLC) is one of the most critical, since destructive interference between applications ...
Interference Analysis and Resource Management in Server Processors: from HPC to Cloud Computing

Pons Escat, Lucía (Universitat Politècnica de València, 2023-09-01)

[ES] Una de las principales preocupaciones de los centros de datos actuales es maximizar la utilización de los servidores. En cada servidor se ejecutan simultáneamente varias aplicaciones para aumentar la eficiencia de los ...