- -

Listar por palabra clave "High-performance computing"

RiuNet: Repositorio Institucional de la Universidad Politécnica de Valencia

Listar por palabra clave "High-performance computing"

Ordenar por:Orden:Resultados:

  • Icon
    A modular approach to build a hardware testbed for cloud resource management research 
    Pons-Escat, Lucía; Petit Martí, Salvador Vicente; Pons Terol, Julio; Gómez Requena, María Engracia; Sahuquillo Borrás, Julio (Springer-Verlag, 2023-12-27)
    [EN] Research on resource management focuses on optimizing system performance and energy efficiency by distributing shared resources like processor cores, caches, and main memory among competing applications. This research ...
  • Icon
    An efficient model for vehicular ad hoc networks using machine learning and high-performance computing 
    Tripathi, Animesh; Shiv Prakash; Tiwari, Pradeep Kumar; Lloret, Jaime; Shukla, Narendra Kumar (Springer-Verlag, 2024-06)
    [EN] Vehicular ad hoc networks (VANETs) are recent advancements that permit vehicles to communicate with infrastructure and other vehicles, improving road safety and traffic efficiency. One of the difficulties in constructing ...
  • thumb
    Desarrollo de artefactos Helm para computación intensiva sobre Kubernetes 
    Gálvez Ruiz, Alejandro (Universitat Politècnica de València, 2024-10-23)
    [ES] El trabajo fin de máster desarrollará un conjunto de especificaciones de infraestructuras virtuales mediante las especificaciones de artefactos Kubernetes y charts de Helm para la puesta en marcha de varias soluciones ...
  • thumb
    Extending magny-cours cache coherence 
    Ros Bardisa, Alberto; Cuesta Sáez, Blas Antonio; Fernández-Pascual, Ricardo; Gómez Requena, María Engracia; Acacio Sánchez, Manuel E.; Robles Martínez, Antonio; García Carrasco, José Manuel; Duato Marín, José Francisco (Institute of Electrical and Electronics Engineers (IEEE), 2012-05)
    One cost-effective way to meet the increasing demand for larger high-performance shared-memory servers is to build clusters with off-the-shelf processors connected with low-latency point-to-point interconnections like ...
  • thumb
    Highly sensitive and ultrafast read mapping for RNA-seq analysis 
    Medina, I.; Tárraga, J.; Martínez, H,; Barrachina, S.; Castillo, M. I.; Paschall, J.; Salavert Torres, José; Blanquer Espert, Ignacio; Hernández García, Vicente; Quintana Ortí, Enrique Salvador; Dopazo, J. (Oxford University Press, 2016-01)
    As sequencing technologies progress, the amount of data produced grows exponentially, shifting the bottleneck of discovery towards the data analysis phase. In particular, currently available mapping solutions for RNA-seq ...
  • thumb
    HPC Platform for Railway Safety-Critical Functionalities Based on Artificial Intelligence 
    Labayen, Mikel; Medina-Chaveli, Laura; Eizaguire, Fernando; Flich Cardo, José; Aginako, Naiara (MDPI AG, 2023-08)
    [EN] The automation of railroad operations is a rapidly growing industry. In 2023, a new European standard for the automated Grade of Automation (GoA) 2 over European Train Control System (ETCS) driving is anticipated. ...
  • thumb
    Interference Analysis and Resource Management in Server Processors: from HPC to Cloud Computing 
    Pons Escat, Lucía (Universitat Politècnica de València, 2023-09-01)
    [ES] Una de las principales preocupaciones de los centros de datos actuales es maximizar la utilización de los servidores. En cada servidor se ejecutan simultáneamente varias aplicaciones para aumentar la eficiencia de los ...
  • Icon
    Performance Evaluation of the HimMUC Cluster 
    Tamarit Camarero, Cecilio César (Universitat Politècnica de València, 2019-10-16)
    [EN] In a time when the quantity of information that requires to be collected, stored and processed keeps growing, a niche has appeared for highperformance computers that are affordable to build, use, and maintain. Single-board ...
  • thumb
    POWAR: Power-Aware Routing in HPC Networks with On/Off Links 
    Andújar-Muñoz, Francisco José; Coll, Salvador; Alonso Díaz, Marina; López Rodríguez, Pedro Juan; Martínez-Rubio, Juan-Miguel (Association for Computing Machinery, 2019-01)
    [EN] In order to save energy in HPC interconnection networks, one usual proposal is to switch idle links into a low-power mode after a certain time without any transmission, as IEEE Energy Efficient Ethernet standard ...
  • thumb
    SELENE: Self-Monitored Dependable Platform for High-Performance Safety-Critical Systems. 
    Hernández Luz, Carles; Flich Cardo, José; Paredes Palacios, Roberto; Lefebvre, Charles-Alexis; Allende, Imanol; Abella, Jaume; Trilla, David; Matschnig, Martin; Fischer, Bernhard; Schwarz, Konrad; Kiszka, Jan; Ronnback, Martin; Klockars, Johan; McGuire, Nicholas; Rammerstorfer, Franz (IEEE, 2020-08-28)
    [EN] Existing HW/SW platforms for safety-critical systems suffer from limited performance and/or from lack of flexibility due to building on specific proprietary components. This jeopardizes their wide deployment across ...
  • thumb
    The k-ary n-direct s-indirect family of topologies for large-scale interconnection networks 
    Peñaranda Cebrián, Roberto; Gómez Requena, Crispín; Gómez Requena, María Engracia; López Rodríguez, Pedro Juan; Duato Marín, José Francisco (Springer Verlag (Germany), 2016-03)
    In large-scale supercomputers, the interconnection network plays a key role in system performance. Network topology highly defines the performance and cost of the interconnection network. Direct topologies are sometimes ...