[EN] In this thesis, we have designed a prototype bearing a FPGA scheduled in an operating system environment in real time and you spend a neural network trained with an algorithm learning "baessian regularization".