- -

Schedulability Analysis in Fixed-Priority Real-Time Multicore Systems with Contention

RiuNet: Repositorio Institucional de la Universidad Politécnica de Valencia

Compartir/Enviar a

Citas

Estadísticas

  • Estadisticas de Uso

Schedulability Analysis in Fixed-Priority Real-Time Multicore Systems with Contention

Mostrar el registro sencillo del ítem

Ficheros en el ítem

dc.contributor.author Ortiz, Luis es_ES
dc.contributor.author Guasque Ortega, Ana es_ES
dc.contributor.author Balbastre, Patricia es_ES
dc.contributor.author Simó Ten, José Enrique es_ES
dc.contributor.author Crespo, Alfons es_ES
dc.date.accessioned 2024-05-24T18:03:10Z
dc.date.available 2024-05-24T18:03:10Z
dc.date.issued 2024-05-09 es_ES
dc.identifier.uri http://hdl.handle.net/10251/204411
dc.description.abstract [EN] In the scheduling of hard real-time systems on multicore platforms, significant unpredictability arises from interference caused by shared hardware resources. The objective of this paper is to offer a schedulability analysis for such systems by assuming a general model that introduces interference as a time parameter for each task. The analysis assumes constrained deadlines and is provided for fixed priorities. It is based on worst-case response time analysis, which exists in the literature for monocore systems. We demonstrate that the worst-case response time is an upper bound, and we evaluate our proposal with synthetic loads and execution on a real platform. es_ES
dc.description.sponsorship This work was funded by MCIN/AEI/10.13039/501100011033/ grant PID2021-124502OBC41 (PRESECREL), and by PAID-10-20 (Universitat Politècnica de València) es_ES
dc.language Inglés es_ES
dc.publisher MDPI AG es_ES
dc.relation.ispartof Applied Sciences es_ES
dc.rights Reconocimiento (by) es_ES
dc.subject Static scheduling es_ES
dc.subject Real-time systems es_ES
dc.subject Partitioned systems es_ES
dc.subject Multicore systems es_ES
dc.subject Worst-case response time es_ES
dc.subject.classification ARQUITECTURA Y TECNOLOGIA DE COMPUTADORES es_ES
dc.title Schedulability Analysis in Fixed-Priority Real-Time Multicore Systems with Contention es_ES
dc.type Artículo es_ES
dc.identifier.doi 10.3390/app14104033 es_ES
dc.relation.projectID info:eu-repo/grantAgreement/AEI//PID2021-124502OB-C41//MODELOS Y PLATAFORMAS PARA SISTEMA INFORMÁTICOS INDUSTRIALES PREDECIBLES, SEGUROS Y CONFIABLES/ es_ES
dc.relation.projectID info:eu-repo/grantAgreement/UPV-VIN//PAID-10-20//Técnicas de planificación en sistemas particionados/ es_ES
dc.rights.accessRights Abierto es_ES
dc.contributor.affiliation Universitat Politècnica de València. Escola Tècnica Superior d'Enginyeria Informàtica es_ES
dc.contributor.affiliation Universitat Politècnica de València. Escuela Técnica Superior de Ingenieros Industriales - Escola Tècnica Superior d'Enginyers Industrials es_ES
dc.description.bibliographicCitation Ortiz, L.; Guasque Ortega, A.; Balbastre, P.; Simó Ten, JE.; Crespo, A. (2024). Schedulability Analysis in Fixed-Priority Real-Time Multicore Systems with Contention. Applied Sciences. 14(10). https://doi.org/10.3390/app14104033 es_ES
dc.description.accrualMethod S es_ES
dc.relation.publisherversion https://doi.org/10.3390/app14104033 es_ES
dc.type.version info:eu-repo/semantics/publishedVersion es_ES
dc.description.volume 14 es_ES
dc.description.issue 10 es_ES
dc.identifier.eissn 2076-3417 es_ES
dc.relation.pasarela S\518166 es_ES
dc.contributor.funder AGENCIA ESTATAL DE INVESTIGACION es_ES
dc.contributor.funder UNIVERSIDAD POLITECNICA DE VALENCIA es_ES


Este ítem aparece en la(s) siguiente(s) colección(ones)

Mostrar el registro sencillo del ítem