- -

Hybrid caches: design and data management

RiuNet: Institutional repository of the Polithecnic University of Valencia

Share/Send to

Cited by


Hybrid caches: design and data management

Show full item record

Valero Bresó, A. (2013). Hybrid caches: design and data management [Tesis doctoral]. Editorial Universitat Politècnica de València. https://doi.org/10.4995/Thesis/10251/32663

Por favor, use este identificador para citar o enlazar este ítem: http://hdl.handle.net/10251/32663

Files in this item

Item Metadata

Title: Hybrid caches: design and data management
Author: Valero Bresó, Alejandro
Director(s): Petit Martí, Salvador Vicente Sahuquillo Borrás, Julio
UPV Unit: Universitat Politècnica de València. Departamento de Sistemas Informáticos y Computación - Departament de Sistemes Informàtics i Computació
Read date / Event date:
Issued date:
Cache memories have been usually implemented with Static Random-Access Memory (SRAM) technology since it is the fastest electronic memory technology. However, this technology consumes a high amount of leakage currents, ...[+]
Subjects: Cache memories , EDRAM technology , Energy consumption , Hybrid caches , Last-Level Caches , Macrocell , MRU-Tour , Performance , Replacement algorithms , Selective refresh , SRAM technology
Copyrigths: Reserva de todos los derechos
ISBN: 978-84-9048-137-0
DOI: 10.4995/Thesis/10251/32663
Editorial Universitat Politècnica de València
Type: Tesis doctoral

This item appears in the following Collection(s)

Show full item record