Mostrar el registro sencillo del ítem
dc.contributor.author | Triviño, Francisco | es_ES |
dc.contributor.author | Sánchez, José L. | es_ES |
dc.contributor.author | Alfaro, Francisco J. | es_ES |
dc.contributor.author | Flich Cardo, José | es_ES |
dc.date.accessioned | 2014-03-31T06:47:18Z | |
dc.date.issued | 2011-03 | |
dc.identifier.issn | 0141-9331 | |
dc.identifier.uri | http://hdl.handle.net/10251/36729 | |
dc.description.abstract | [EN] The number of cores on a single silicon chip is rapidly growing and chips containing tens or even hundreds of identical cores are expected in the future. To take advantage of multicore chips, multiple applications will run simultaneously. As a consequence, the traffic interferences between applications increases and the performance of individual applications can be seriously affected. In this paper, we improve the individual application performance when several applications are simultaneously running. This proposal is based on the virtualization concept and allows us to reduce execution time and network latency in a significant percentage. © 2011 Elsevier B.V. All rights reserved. | es_ES |
dc.description.sponsorship | This work was supported by the Spanish MEC and MICINN, as well as European Comission FEDER funds, under Grants CSD2006-00046 and TIN2009-14475-C04. It was also partly supported by Junta de Comunidades de Castilla-La Mancha under Grants PCC08-0078-9856, POII10-0289-3724, and by the project NaNoC (project label 248972) which is funded by the European Commission within the Research Programme FP7. | en_EN |
dc.format.extent | 16 | es_ES |
dc.language | Inglés | es_ES |
dc.publisher | Elsevier | es_ES |
dc.relation.ispartof | Microprocessors and Microsystems | es_ES |
dc.rights | Reserva de todos los derechos | es_ES |
dc.subject | Network-on-chip | es_ES |
dc.subject | Performance evaluation | es_ES |
dc.subject | Virtualization | es_ES |
dc.subject.classification | ARQUITECTURA Y TECNOLOGIA DE COMPUTADORES | es_ES |
dc.title | Virtualizing network-on-chip resources in chip-multiprocessors | es_ES |
dc.type | Artículo | es_ES |
dc.embargo.lift | 10000-01-01 | |
dc.embargo.terms | forever | es_ES |
dc.identifier.doi | 10.1016/j.micpro.2010.10.001 | |
dc.relation.projectID | info:eu-repo/grantAgreement/EC/FP7/248972/EU/Nanoscale Silicon-Aware Network-on-Chip Design Platform/ | es_ES |
dc.relation.projectID | info:eu-repo/grantAgreement/MEC//CSD2006-00046/ES/Arquitecturas fiables y de altas prestaciones para centros de proceso de datos y servidores de Internet/ | es_ES |
dc.relation.projectID | info:eu-repo/grantAgreement/Junta de Comunidades de Castilla-La Mancha//PCC08-0078-9856/ES/Técnicas eficientes de encaminamiento y calidad de servicio en redes en chip/ / | es_ES |
dc.relation.projectID | info:eu-repo/grantAgreement/MICINN//TIN2009-14475-C04-01/ES/Arquitecturas De Servidores, Aplicaciones Y Servicios/ | es_ES |
dc.relation.projectID | info:eu-repo/grantAgreement/MICINN//TIN2009-14475-C04-03/ES/Arquitectura De Servidores, Aplicaciones Y Servicios/ | es_ES |
dc.relation.projectID | info:eu-repo/grantAgreement/Junta de Comunidades de Castilla-La Mancha//POII10-0289-3724/ES/Mejora de la calidad de servicio ofrecida por la infraestructura de Internet/ | es_ES |
dc.rights.accessRights | Cerrado | es_ES |
dc.contributor.affiliation | Universitat Politècnica de València. Departamento de Informática de Sistemas y Computadores - Departament d'Informàtica de Sistemes i Computadors | es_ES |
dc.description.bibliographicCitation | Triviño, F.; Sánchez, JL.; Alfaro, FJ.; Flich Cardo, J. (2011). Virtualizing network-on-chip resources in chip-multiprocessors. Microprocessors and Microsystems. 35(2):230-245. https://doi.org/10.1016/j.micpro.2010.10.001 | es_ES |
dc.description.accrualMethod | S | es_ES |
dc.relation.publisherversion | http://dx.doi.org/10.1016/j.micpro.2010.10.001 | es_ES |
dc.description.upvformatpinicio | 230 | es_ES |
dc.description.upvformatpfin | 245 | es_ES |
dc.type.version | info:eu-repo/semantics/publishedVersion | es_ES |
dc.description.volume | 35 | es_ES |
dc.description.issue | 2 | es_ES |
dc.relation.senia | 222030 | |
dc.contributor.funder | European Commission | |
dc.contributor.funder | Ministerio de Ciencia e Innovación | |
dc.contributor.funder | Junta de Comunidades de Castilla-La Mancha | |
dc.contributor.funder | Ministerio de Educación y Ciencia | es_ES |