- -

FPGA implementation of an OFDM-based WLAN receiver

RiuNet: Institutional repository of the Polithecnic University of Valencia

Share/Send to

Cited by

Statistics

  • Estadisticas de Uso

FPGA implementation of an OFDM-based WLAN receiver

Show full item record

Canet Subiela, MJ.; Valls Coquillat, J.; Almenar Terré, V.; Marín-Roig Ramón, J. (2012). FPGA implementation of an OFDM-based WLAN receiver. Microprocessors and Microsystems. 36(3):232-244. https://doi.org/10.1016/j.micpro.2011.11.004

Por favor, use este identificador para citar o enlazar este ítem: http://hdl.handle.net/10251/44304

Files in this item

Thumbnail
Name: FPGAimplementatio ...
Size: 1.357Mb
Format: PDF
Description: Versión del Autor.
Open/Preview
[Cerrado]
Name: Canet;Almenar;Valls ...
Size: 1.723Mb
Format: PDF
Description: Versión editorial
Request a copy of the document

Item Metadata

Title: FPGA implementation of an OFDM-based WLAN receiver
Author: Canet Subiela, Mª José Valls Coquillat, Javier Almenar Terré, Vicenç Marín-Roig Ramón, José
UPV Unit: Universitat Politècnica de València. Departamento de Ingeniería Electrónica - Departament d'Enginyeria Electrònica
Universitat Politècnica de València. Departamento de Comunicaciones - Departament de Comunicacions
Universitat Politècnica de València. Instituto Universitario de Telecomunicación y Aplicaciones Multimedia - Institut Universitari de Telecomunicacions i Aplicacions Multimèdia
Issued date:
Abstract:
This paper deals with the design and implementation on FPGA of a receiver for OFDM-based WLAN. The circuit is particularized for IEEE 802.11a/g standards. The system includes frame detection, time and frequency synchronization, ...[+]
Subjects: FPGA , OFDM , Synchronization , WLAN receiver , Fixed point analysis , FPGA implementations , Frame detection , Frequency synchronization , Hardware cost , Hardware resources , IEEE 802.11a/g , Phase tracking , Time interval , WLAN receivers , Algorithms , Field programmable gate arrays (FPGA) , Standards , Orthogonal frequency division multiplexing
Copyrigths: Reserva de todos los derechos
Source:
Microprocessors and Microsystems. (issn: 0141-9331 )
DOI: 10.1016/j.micpro.2011.11.004
Publisher:
Elsevier
Publisher version: http://dx.doi.org/10.1016/j.micpro.2011.11.004
Project ID:
info:eu-repo/grantAgreement/MICINN//TEC2008-06787/ES/ARQUITECTURAS DE FEC PARA SISTEMAS DE COMUNICACIONES DE MUY ALTA VELOCIDAD/
Thanks:
This work was supported by the Spanish Ministerio de Educacion y Ciencia under grant TEC2008-06787.
Type: Artículo

recommendations

 

This item appears in the following Collection(s)

Show full item record