- -

Combining Time-Triggered Plans with Priority Scheduled Task Sets

RiuNet: Repositorio Institucional de la Universidad Politécnica de Valencia

Compartir/Enviar a

Citas

Estadísticas

  • Estadisticas de Uso

Combining Time-Triggered Plans with Priority Scheduled Task Sets

Mostrar el registro sencillo del ítem

Ficheros en el ítem

dc.contributor.author Real Sáez, Jorge Vicente es_ES
dc.contributor.author Sáez Barona, Sergio es_ES
dc.contributor.author Crespo, Alfons es_ES
dc.date.accessioned 2016-11-11T11:36:34Z
dc.date.available 2016-11-11T11:36:34Z
dc.date.issued 2016
dc.identifier.isbn 978-3-319-39082-6
dc.identifier.issn 0302-9743
dc.identifier.uri http://hdl.handle.net/10251/73843
dc.description The final publication is available at Springer via http://dx.doi.org/10.1007/978-3-319-39083-3_13 es_ES
dc.description.abstract Time-triggered and concurrent priority-based scheduling are the two major approaches in use for real-time and embedded systems. Both approaches have their own advantages and drawbacks. On the one hand, priority-based systems facilitate separation of concerns between functional and timing requirements by relying on an underlying real- time operating system that takes all scheduling decisions at run time. But this is at the cost of indeterminism in the exact timing pattern of execution of activities, namely variable release jitter. On the other hand, time-triggered schedules are more intricate to design since all schedul- ing decisions must be taken beforehand in the design phase, but their advantage is determinism and more chances for minimisation of release jitter. In this paper we propose a software architecture that enables the combined and controlled execution of time-triggered plans and priority- scheduled tasks. We also describe the implementation of an Ada library supporting it. Our aim is to take advantage of the best of both ap- proaches by providing jitter-controlled execution of time-triggered tasks (e.g., control tasks), coexisting with a set of priority-scheduled tasks, with less demanding jitter requirements. es_ES
dc.description.sponsorship This work has been partly supported by the Spanish Government’s project M2C2 (TIN2014-56158-C4-1-P-AR) and the European Commission’s project EMC2 (ARTEMIS-JU Call 2013 AIPP-5, Contract 621429). es_ES
dc.format.extent 18 es_ES
dc.language Inglés es_ES
dc.publisher Springer es_ES
dc.relation.ispartof Reliable Software Technologies – Ada-Europe 2016 es_ES
dc.relation.ispartofseries Lecture Notes in Computer Science;9695
dc.rights Reserva de todos los derechos es_ES
dc.subject Real-time systems es_ES
dc.subject Time triggered plans es_ES
dc.subject Priority-based scheduling es_ES
dc.subject.classification ARQUITECTURA Y TECNOLOGIA DE COMPUTADORES es_ES
dc.title Combining Time-Triggered Plans with Priority Scheduled Task Sets es_ES
dc.type Capítulo de libro es_ES
dc.type Comunicación en congreso es_ES
dc.identifier.doi 10.1007/978-3-319-39083-3_13
dc.relation.projectID info:eu-repo/grantAgreement/MINECO//TIN2014-56158-C4-1-P/ES/SISTEMAS CIBER-FISICOS DE CRITICIDAD MIXTA SOBRE PLATAFORMAS MULTINUCLEO/ es_ES
dc.relation.projectID info:eu-repo/grantAgreement/EC/FP7/621429/EU/Embedded Multi-Core Systems for Mixed Criticality Applications in Dynamic and Changeable Real-Time Environments/ es_ES
dc.rights.accessRights Abierto es_ES
dc.contributor.affiliation Universitat Politècnica de València. Escola Tècnica Superior d'Enginyeria Informàtica es_ES
dc.description.bibliographicCitation Real Sáez, JV.; Sáez Barona, S.; Crespo, A. (2016). Combining Time-Triggered Plans with Priority Scheduled Task Sets. En Reliable Software Technologies – Ada-Europe 2016. Springer. 195-212. https://doi.org/10.1007/978-3-319-39083-3_13 es_ES
dc.description.accrualMethod S es_ES
dc.relation.conferencename 21st International Conference on Reliable Software Technologies (Ada-Europe 2016) es_ES
dc.relation.conferencedate June 13-17, 2016 es_ES
dc.relation.conferenceplace Pisa, Italy es_ES
dc.relation.publisherversion http://link.springer.com/chapter/10.1007/978-3-319-39083-3_13 es_ES
dc.description.upvformatpinicio 195 es_ES
dc.description.upvformatpfin 212 es_ES
dc.type.version info:eu-repo/semantics/publishedVersion es_ES
dc.relation.senia 315851 es_ES
dc.contributor.funder Ministerio de Economía y Competitividad es_ES
dc.contributor.funder European Commission es_ES
dc.description.references Liu, C., Layland, J.: Scheduling algorithms for multiprogramming in a hard real-time environment. J. ACM 20(1), 46–61 (1973) es_ES
dc.description.references Martí, P., Fuertes, J., Fohler, G.: Jitter compensation for real-time control systems. In: Real-Time Systems Symposium (2001) es_ES
dc.description.references Dobrin, R.: Combining off-line schedule construction and fixed priority scheduling in real-time computer systems. Ph.D. thesis. Mälardalen University (2005) es_ES
dc.description.references Cervin, A.: Integrated control and real-time scheduling. Ph.D. thesis. Lund Institute of Technology, April 2003 es_ES
dc.description.references Balbastre, P., Ripoll, I., Vidal, J., Crespo, A.: A task model to reduce control delays. Real-Time Syst. 27(3), 215–236 (2004) es_ES
dc.description.references Hong, S., Hu, X., Lemmon, M.: Reducing delay jitter of real-time control tasks through adaptive deadline adjustments. In: 22nd Euromicro Conference on Real-Time Systems - ECRTS, pp. 229–238. IEEE Computer Society (2010) es_ES
dc.description.references ISO/IEC-JTC1-SC22-WG9: Ada Reference Manual ISO/IEC 8652:2012(E) (2012). http://www.ada-europe.org/manuals/LRM-2012.pdf es_ES
dc.description.references Baker, T.P., Shaw, A.: The cyclic executive model and Ada. In: Proceedings IEEE Real Time Systems Symposium 1988, Huntsville, Alabama, pp. 120–129 (1988) es_ES
dc.description.references Liu, J.W.S.: Real-Time Systems. Prentice-Hall Inc., Upper Saddle River (2000) es_ES
dc.description.references Pont, M.J.: The Engineering of Reliable Embedded Systems: LPC1769. SafeTTy Systems Limited, Skelmersdale (2014). ISBN: 978-0-9930355-0-0 es_ES
dc.description.references Aldea Rivas, M., González Harbour, M.: MaRTE OS: an Ada kernel for real-time embedded applications. In: Strohmeier, A., Craeynest, D. (eds.) Ada-Europe 2001. LNCS, vol. 2043, pp. 305–316. Springer, Heidelberg (2001) es_ES
dc.description.references Palencia, J., González-Harbour, M.: Schedulability analysis for tasks with static and dynamic offsets. In: 9th IEEE Real-Time Systems Symposium (1998) es_ES
dc.description.references Wellings, A.J., Burns, A.: A framework for real-time utilities for Ada 2005. Ada Lett. XXVI XXVII(2), 41–47 (2007) es_ES
dc.description.references Real, J., Crespo, A.: Incorporating operating modes to an Ada real-time framework. Ada Lett. 30(1), 73–85 (2010) es_ES
dc.description.references Sáez, S., Terrasa, S., Crespo, A.: A real-time framework for multiprocessor platforms using Ada 2012. In: Romanovsky, A., Vardanega, T. (eds.) Ada-Europe 2011. LNCS, vol. 6652, pp. 46–60. Springer, Heidelberg (2011) es_ES


Este ítem aparece en la(s) siguiente(s) colección(ones)

Mostrar el registro sencillo del ítem