Mostrar el registro sencillo del ítem
dc.contributor.author | Valero Bresó, Alejandro | es_ES |
dc.contributor.author | Sahuquillo Borrás, Julio | es_ES |
dc.contributor.author | Petit Martí, Salvador Vicente | es_ES |
dc.contributor.author | Duato Marín, José Francisco | es_ES |
dc.date.accessioned | 2017-02-20T10:04:57Z | |
dc.date.available | 2017-02-20T10:04:57Z | |
dc.date.issued | 2013-06 | |
dc.identifier.isbn | 978-1-4503-2130-3 | |
dc.identifier.uri | http://hdl.handle.net/10251/78057 | |
dc.description | © Owner/Author 2013. This is the author's version of the work. It is posted here for your personal use. Not for redistribution. The definitive Version of Record was published in ICS '13 Proceedings of the 27th international ACM conference on International conference on supercomputing; http://dx.doi.org/10.1145/2464996.2467278. | es_ES |
dc.description.abstract | This work introduces a novel refresh mechanism that leverages reuse information to decide which blocks should be refreshed in an energy-aware eDRAM last-level cache. Experimental results show that, compared to a conventional eDRAM cache, the energy-aware approach achieves refresh energy savings up to 71%, while the reduction on the overall dynamic energy is by 65% with negligible performance losses. | es_ES |
dc.description.sponsorship | This work was supported by the Spanish Ministerio de Economía y Competitividad (MINECO) and Plan E funds, under Grants TIN-2009-14475-C04-01 and TIN2012-38341-C04-01. | es_ES |
dc.format.extent | 1 | es_ES |
dc.language | Inglés | es_ES |
dc.publisher | ACM | es_ES |
dc.rights | Reserva de todos los derechos | es_ES |
dc.subject | MRU-Tour | es_ES |
dc.subject | On-chip caches | es_ES |
dc.subject | Selective refresh | es_ES |
dc.subject.classification | ARQUITECTURA Y TECNOLOGIA DE COMPUTADORES | es_ES |
dc.title | Exploiting Reuse Information to Reduce Refresh Energy in On-Chip eDRAM Caches | es_ES |
dc.type | Comunicación en congreso | es_ES |
dc.identifier.doi | 10.1145/2464996.2467278 | |
dc.relation.projectID | info:eu-repo/grantAgreement/EC/FP7/287759/EU/High Performance and Embedded Architecture and Compilation/ | en_EN |
dc.relation.projectID | info:eu-repo/grantAgreement/MICINN//TIN2009-14475-C04-01/ES/Arquitecturas De Servidores, Aplicaciones Y Servicios/ | es_ES |
dc.relation.projectID | info:eu-repo/grantAgreement/MINECO//TIN2012-38341-C04-01/ES/MEJORA DE LA ARQUITECTURA DE SERVIDORES, SERVICIOS Y APLICACIONES/ | es_ES |
dc.rights.accessRights | Abierto | es_ES |
dc.contributor.affiliation | Universitat Politècnica de València. Departamento de Informática de Sistemas y Computadores - Departament d'Informàtica de Sistemes i Computadors | es_ES |
dc.contributor.affiliation | Universitat Politècnica de València. Escola Tècnica Superior d'Enginyeria Informàtica | es_ES |
dc.description.bibliographicCitation | Valero Bresó, A.; Sahuquillo Borrás, J.; Petit Martí, SV.; Duato Marín, JF. (2013). Exploiting Reuse Information to Reduce Refresh Energy in On-Chip eDRAM Caches. ACM. https://doi.org/10.1145/2464996.2467278 | es_ES |
dc.description.accrualMethod | S | es_ES |
dc.relation.conferencename | 27th International Conference on Supercomputing (ICS 2013) | es_ES |
dc.relation.conferencedate | June 10-14, 2013 | es_ES |
dc.relation.conferenceplace | Eugene, Oregon, USA | es_ES |
dc.relation.publisherversion | http://dx.doi.org/10.1145/2464996.2467278 | es_ES |
dc.type.version | info:eu-repo/semantics/publishedVersion | es_ES |
dc.relation.senia | 259215 | es_ES |
dc.contributor.funder | Ministerio de Economía y Competitividad | es_ES |
dc.contributor.funder | Ministerio de Ciencia e Innovación | es_ES |