- -

Ravenscar Support for Time-Triggered Scheduling

RiuNet: Repositorio Institucional de la Universidad Politécnica de Valencia

Compartir/Enviar a

Citas

Estadísticas

  • Estadisticas de Uso

Ravenscar Support for Time-Triggered Scheduling

Mostrar el registro completo del ítem

Real Sáez, JV.; Sáez Barona, S.; Crespo, A. (2018). Ravenscar Support for Time-Triggered Scheduling. ACM SIGAda Ada Letters. 38(1):41-54. https://doi.org/10.1145/3241950.3241957

Por favor, use este identificador para citar o enlazar este ítem: http://hdl.handle.net/10251/121375

Ficheros en el ítem

Metadatos del ítem

Título: Ravenscar Support for Time-Triggered Scheduling
Autor: Real Sáez, Jorge Vicente Sáez Barona, Sergio Crespo, Alfons
Entidad UPV: Universitat Politècnica de València. Departamento de Informática de Sistemas y Computadores - Departament d'Informàtica de Sistemes i Computadors
Fecha difusión:
Resumen:
[EN] This position paper follows from a previous proposal to integrate a time-triggered scheduler in a prioritybased, preemptive scheduler such as that supported by Ada¿s task dispatching policy FIFO Within Priorities . ...[+]
Palabras clave: Real-Time Systems , Time-Triggered Scheduling , Priority-Based Scheduling , Ravenscar Profile , High-Integrity Systems , Embedded Systems
Derechos de uso: Reserva de todos los derechos
Fuente:
ACM SIGAda Ada Letters. (issn: 1094-3641 )
DOI: 10.1145/3241950.3241957
Editorial:
Association for Computing Machinery
Versión del editor: http://doi.org/10.1145/3241950.3241957
Código del Proyecto:
info:eu-repo/grantAgreement/EC/H2020/692455/EU/European Initiative to Enable Validation for Highly Automated Safe and Secure Systems/
info:eu-repo/grantAgreement/MINECO//TIN2014-56158-C4-1-P/ES/SISTEMAS CIBER-FISICOS DE CRITICIDAD MIXTA SOBRE PLATAFORMAS MULTINUCLEO/
info:eu-repo/grantAgreement/EC/H2020/737475/EU/Aggregated Quality Assurance for Systems/
info:eu-repo/grantAgreement/MINECO//ECS-010000-2015-24/
Agradecimientos:
This work has been partly supported by the Spanish Government’s project M2C2 (TIN2014-56158-C4-1-P-AR) and the European Commission’s projects ENABLE-S3 and AQUAS (ECSEL-JU, Contracts 692455 and 737475)
Tipo: Artículo

References

M. Aldea and M. González-Harbour. MaRTE OS: An Ada Kernel for Real-Time Embedded Applications. Reliable Software Technologies - Ada Europe 2001, Lecture Notes in Computer Science, 2043:305-316, 2001.

ISO/IEC-JTC1-SC22-WG9. Ada Reference Manual ISO/IEC 8652:2012(E). URL: http://www.ada-europe.org/manuals/LRM-2012.pdf, 2012.

J. Leung and J. Whitehead. On the complexity of xed-priority scheduling of periodic, real-time tasks. Performance Evaluation (Netherlands), 2(4):237-250, 1982. [+]
M. Aldea and M. González-Harbour. MaRTE OS: An Ada Kernel for Real-Time Embedded Applications. Reliable Software Technologies - Ada Europe 2001, Lecture Notes in Computer Science, 2043:305-316, 2001.

ISO/IEC-JTC1-SC22-WG9. Ada Reference Manual ISO/IEC 8652:2012(E). URL: http://www.ada-europe.org/manuals/LRM-2012.pdf, 2012.

J. Leung and J. Whitehead. On the complexity of xed-priority scheduling of periodic, real-time tasks. Performance Evaluation (Netherlands), 2(4):237-250, 1982.

C. Liu and J. Layland. Scheduling Algorithms for Multiprogramming in a Hard Real-Time Environment. Journal of the ACM, 20(1):46-61, 1973.

J. Real and P. Rogers. Session Summary: Experience. Ada Letters, 36(1):101-102, June 2016.

J. Real, S. Sáez, and A. Crespo. Combined scheduling of time-triggeed plans and priority scheduled task sets. Ada Letters, 36(1):68-76, June 2016.

J. Real, S. Sáez, and A. Crespo. Combining time-triggered plans with priority scheduled task sets. In M. Bertogna and L. M. Pinho, editors, Reliable Software Technologies - Ada-Europe 2016, volume 9695 of Lecture Notes in Computer Science. Springer, June 2016.

S. Sáez and J. Real. TTS Ravenscar runtime. https://doi.org/10.5281/zenodo.1168723, February 2018.

[-]

recommendations

 

Este ítem aparece en la(s) siguiente(s) colección(ones)

Mostrar el registro completo del ítem