Systematic testing of digital hardware systems by means of test automaton and Test Description Language
RiuNet: Institutional repository of the Polithecnic University of Valencia
- RiuNet UPV Home
- :
- Docencia
- :
- Trabajos académicos
- :
- EPSG - Trabajos académicos
- :
- View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
Search RiuNet
Browse
My Account
Statistics
RiuNet Help
Admin. UPV
Systematic testing of digital hardware systems by means of test automaton and Test Description Language
Santos Casal, S. (2018). Systematic testing of digital hardware systems by means of test automaton and Test Description Language. http://hdl.handle.net/10251/139226
Por favor, use este identificador para citar o enlazar este ítem: http://hdl.handle.net/10251/139226
Files in this item
Item Metadata
| Title: | Systematic testing of digital hardware systems by means of test automaton and Test Description Language | |||
| Secondary Title: |
|
|||
| Author: | Santos Casal, Sergio | |||
| Director(s): |
Sansaloni Balaguer, Trinidad Mª
Hartung, Carl Georg
Krawutschke, Tobias
|
|||
| UPV Unit: |
|
|||
| Read date / Event date: |
|
|||
| Abstract: |
[ES] Desarrollo de un sistema hardware implementado en un FPGA mediante el lenguaje de programación VHDL y posterior testeo de su correcto funcionamiento mediante un autómata de testeo y un lenguaje de descripción de test.[+]
|
|||
| Subjects: |
|
|||
| Copyrigths: | Reconocimiento - No comercial - Sin obra derivada (by-nc-nd) | |||
| Publisher: |
|
|||
| degree: |
|
|||
| Type: |
|
This item appears in the following Collection(s)
-
EPSG - Trabajos académicos [3907]
Escuela Politécnica Superior de Gandia
Content on this site is licensed under a Creative Commons Attribution-Non Commercial-No Derivs (by-nc-nd) License, except where otherwise noted.
Universitat Politècnica de València. Unit of cientific documentation (+34) 96 387 70 85 · RiuNet@bib.upv.es