Mostrar el registro sencillo del ítem
dc.contributor.author | Escudero, Jesús | es_ES |
dc.contributor.author | García García, Pedro Javier | es_ES |
dc.contributor.author | Quiles Flor, Francisco Jose | es_ES |
dc.contributor.author | Flich Cardo, José | es_ES |
dc.contributor.author | Duato Marín, José Francisco | |
dc.date.accessioned | 2013-07-03T12:14:51Z | |
dc.date.issued | 2011 | |
dc.identifier.issn | 1532-0626 | |
dc.identifier.uri | http://hdl.handle.net/10251/30495 | |
dc.description.abstract | The fat-tree is one of the most common topologies among the interconnection networks of the systems currently used for high-performance parallel computing. Among other advantages, fat-trees allow the use of simple but very efficient routing schemes. One of them is a deterministic routing algorithm that has been recently proposed, offering a similar (or better) performance than adaptive routing while reducing complexity and guaranteeing in-order packet delivery. However, as other deterministic routing proposals, this deterministic routing algorithm cannot react when high traffic loads or hot-spot traffic scenarios produce severe contention for the use of network resources, leading to the appearance of Head-of-Line (HoL) blocking, which spoils the network performance. In that sense, we describe in this paper two simple, cost-effective strategies for dealing with the HoL-blocking problem that may appear in fat-trees with the aforementioned deterministic routing algorithm. From the results presented in the paper, we conclude that, in the mentioned environment, these proposals considerably reduce HoL-blocking without significantly increasing switch complexity and the required silicon area. | es_ES |
dc.description.sponsorship | This work is jointly supported by the MEC, MICINN and European Commission under projects Consolider Ingenio-2010-CSD2006-00046 and TIN2009-14475-C04, and by the Junta de Comunidades de Castilla-La Mancha under projects PCC08-0078 (PhD grant A08/048) and POII10-0289-3724. | en_EN |
dc.language | Inglés | es_ES |
dc.publisher | Wiley-Blackwell | es_ES |
dc.relation.ispartof | Concurrency and Computation: Practice and Experience | es_ES |
dc.rights | Reserva de todos los derechos | es_ES |
dc.subject | Interconnection networks | es_ES |
dc.subject | Fat-trees | es_ES |
dc.subject | Deterministic routing | es_ES |
dc.subject | Head-of-line blocking | es_ES |
dc.subject.classification | ARQUITECTURA Y TECNOLOGIA DE COMPUTADORES | es_ES |
dc.title | Cost-effective queue schemes for reducing head-of-line blocking in fat-trees | es_ES |
dc.type | Artículo | es_ES |
dc.embargo.lift | 10000-01-01 | |
dc.embargo.terms | forever | es_ES |
dc.identifier.doi | 10.1002/cpe.1764 | |
dc.relation.projectID | info:eu-repo/grantAgreement/MEC//CSD2006-00046/ES/Arquitecturas fiables y de altas prestaciones para centros de proceso de datos y servidores de Internet/ | es_ES |
dc.relation.projectID | info:eu-repo/grantAgreement/MICINN//TIN2009-14475-C04-01/ES/Arquitecturas De Servidores, Aplicaciones Y Servicios/ | es_ES |
dc.relation.projectID | info:eu-repo/grantAgreement/MICINN//TIN2009-14475-C04-03/ES/Arquitecturas De Servidores, Aplicaciones Y Servicios/ | es_ES |
dc.relation.projectID | info:eu-repo/grantAgreement/Junta de Comunidades de Castilla-La Mancha//PCC08-0078-9856/ES/Técnicas eficientes de encaminamiento y calidad de servicio en redes en chip/ | es_ES |
dc.relation.projectID | info:eu-repo/grantAgreement/Junta de Comunidades de Castilla-La Mancha//POII10-0289-3724/ES/Mejora de la calidad de servicio ofrecida por la infraestructura de Internet/ | es_ES |
dc.relation.projectID | info:eu-repo/grantAgreement/Junta de Comunidades de Castilla-La Mancha//A08%2F048/ES/A08%2F048/ | es_ES |
dc.rights.accessRights | Cerrado | es_ES |
dc.contributor.affiliation | Universitat Politècnica de València. Departamento de Informática de Sistemas y Computadores - Departament d'Informàtica de Sistemes i Computadors | es_ES |
dc.description.bibliographicCitation | Escudero, J.; García García, PJ.; Quiles Flor, FJ.; Flich Cardo, J.; Duato Marín, JF. (2011). Cost-effective queue schemes for reducing head-of-line blocking in fat-trees. Concurrency and Computation: Practice and Experience. 23(17):2235-2248. https://doi.org/10.1002/cpe.1764 | es_ES |
dc.description.accrualMethod | S | es_ES |
dc.relation.publisherversion | http://onlinelibrary.wiley.com/doi/10.1002/cpe.1764/pdf | es_ES |
dc.description.upvformatpinicio | 2235 | es_ES |
dc.description.upvformatpfin | 2248 | es_ES |
dc.type.version | info:eu-repo/semantics/publishedVersion | es_ES |
dc.description.volume | 23 | es_ES |
dc.description.issue | 17 | es_ES |
dc.relation.senia | 222034 | |
dc.contributor.funder | Junta de Comunidades de Castilla-La Mancha | es_ES |
dc.contributor.funder | Universidad de Castilla-La Mancha (UCLM) | es_ES |
dc.contributor.funder | Junta de Comunidades de Castilla-La Mancha | es_ES |
dc.contributor.funder | Ministerio de Ciencia e Innovación | es_ES |
dc.contributor.funder | Ministerio de Educación y Ciencia | es_ES |
dc.description.references | Myrinet, 2000 Series Networking http://www.myri.com/myrinet/ | es_ES |
dc.description.references | http://www.infinibandta.com/ | es_ES |
dc.description.references | Top 500 List http://www.top500.org | es_ES |
dc.description.references | Leiserson, C. E. (1985). Fat-trees: Universal networks for hardware-efficient supercomputing. IEEE Transactions on Computers, C-34(10), 892-901. doi:10.1109/tc.1985.6312192 | es_ES |
dc.description.references | Gomez C Gilabert F Gomez M Lopez P Duato J Deterministic versus adaptive routing in fat-trees 2007 235 | es_ES |
dc.description.references | Karol, M., Hluchyj, M., & Morgan, S. (1987). Input Versus Output Queueing on a Space-Division Packet Switch. IEEE Transactions on Communications, 35(12), 1347-1356. doi:10.1109/tcom.1987.1096719 | es_ES |
dc.description.references | Dally W Carvey P Dennison L Architecture of the Avici terabit switch/router 41 50 | es_ES |
dc.description.references | Anderson, T. E., Owicki, S. S., Saxe, J. B., & Thacker, C. P. (1993). High-speed switch scheduling for local-area networks. ACM Transactions on Computer Systems, 11(4), 319-352. doi:10.1145/161541.161736 | es_ES |
dc.description.references | Tamir, Y., & Frazier, G. L. (1992). Dynamically-allocated multi-queue buffers for VLSI communication switches. IEEE Transactions on Computers, 41(6), 725-737. doi:10.1109/12.144624 | es_ES |
dc.description.references | Nachiondo, T., Flich, J., & Duato, J. (2010). Buffer Management Strategies to Reduce HoL Blocking. IEEE Transactions on Parallel and Distributed Systems, 21(6), 739-753. doi:10.1109/tpds.2009.63 | es_ES |
dc.description.references | Garcia, P. J., Quiles, F. J., Flich, J., Duato, J., Johnson, I., & Naven, F. (2006). Efficient, Scalable Congestion Management for Interconnection Networks. IEEE Micro, 26(5), 52-66. doi:10.1109/mm.2006.88 | es_ES |
dc.description.references | Mora G García PJ Flich J Duato J RECN-IQ: A cost-effective input-queued switch architecture with congestion management | es_ES |
dc.description.references | Escudero-Sahuquillo J García PJ Quiles FJ Flich J Duato J FBICM: Efficient congestion management for high-performance networks using distributed deterministic routing 2008 503 517 | es_ES |
dc.description.references | Escudero-Sahuquillo, J., Garcia, P. J., Quiles, F. J., & Duato, J. (2010). An Efficient Strategy for Reducing Head-of-Line Blocking in Fat-Trees. Lecture Notes in Computer Science, 413-427. doi:10.1007/978-3-642-15291-7_39 | es_ES |
dc.description.references | Leiserson, C. E., & Maggs, B. M. (1988). Communication-efficient parallel algorithms for distributed random-access machines. Algorithmica, 3(1-4), 53-77. doi:10.1007/bf01762110 | es_ES |
dc.description.references | Petrini F Vanneschi M k -ary n -trees: High performance networks for massively parallel architectures 87 93 | es_ES |
dc.description.references | Gomez ME Lopez P Duato J A memory-effective routing strategy for regular interconnection networks | es_ES |
dc.description.references | Dongarra J http://www.netlib.org/benchmark/performance.ps | es_ES |
dc.description.references | Ridruejo, F. J., Gonzalez, A., & Miguel-Alonso, J. (s. f.). TrGen: A Traffic Generation System for Interconnection Network Simulators. 2005 International Conference on Parallel Processing Workshops (ICPPW’05). doi:10.1109/icppw.2005.86 | es_ES |
dc.description.references | Thoziyoor S Muralimanohar N Ahn JH Jouppi NP Cacti 5.1. Technical Report hpl-2008-20 2008 | es_ES |