- -

Tridimensional block multiword LDPC decoding on GPUs

RiuNet: Institutional repository of the Polithecnic University of Valencia

Share/Send to

Cited by

Statistics

Tridimensional block multiword LDPC decoding on GPUs

Show full item record

Martínez Zaldívar, FJ.; Vidal Maciá, AM.; González Salvador, A.; Almenar Terré, V. (2011). Tridimensional block multiword LDPC decoding on GPUs. Journal of Supercomputing. 58(3):314-322. https://doi.org/10.1007/s11227-011-0587-3

Por favor, use este identificador para citar o enlazar este ítem: http://hdl.handle.net/10251/36359

Files in this item

[Cerrado]
Name: Martínez;Vidal;Go ...
Size: 688.8Kb
Format: PDF
Description: Versión editorial
Request a copy of the document

Item Metadata

Title: Tridimensional block multiword LDPC decoding on GPUs
Author: Martínez Zaldívar, Francisco José Vidal Maciá, Antonio Manuel González Salvador, Alberto Almenar Terré, Vicenç
UPV Unit: Universitat Politècnica de València. Departamento de Comunicaciones - Departament de Comunicacions
Universitat Politècnica de València. Departamento de Sistemas Informáticos y Computación - Departament de Sistemes Informàtics i Computació
Universitat Politècnica de València. Instituto Universitario de Telecomunicación y Aplicaciones Multimedia - Institut Universitari de Telecomunicacions i Aplicacions Multimèdia
Universitat Politècnica de València. Grupo interdisciplinar de computación y comunicaciones
Issued date:
Abstract:
[EN] In this paper, we describe a parallel algorithm for LDPC (Low Density Parity Check codes) decoding on a GPU (Graphics Processing Unit) using CUDA (Compute Unified Device Architecture). The strategy of the kernel grid ...[+]
Subjects: CUDA , ECC , GPU , LDPC , Multiword , Sum-Product algorithm , Multi-word , Computer architecture , Computer graphics equipment , Parallel algorithms , Parallel architectures , Program processors , Satellite communication systems , Decoding
Copyrigths: Cerrado
Source:
Journal of Supercomputing. (issn: 0920-8542 )
DOI: 10.1007/s11227-011-0587-3
Publisher:
Springer Verlag (Germany)
Publisher version: http://dx.doi.org/10.1007/s11227-011-0587-3
Conference name: 2nd Minisymposium on High Performance Computing (HPC) Applied to Computational Problems in Science and Engineering/10th International Conference on Computational and Mathematical Methods in Science and Engineering
Conference place: Almeria, Spain
Conference date: June, 2010
Project ID:
info:eu-repo/grantAgreement/MICINN//TIN2008-06570-C04-02/ES/CONSTRUCCION Y OPTIMIZACION AUTOMATICAS DE BIBLIOTECAS PARALELAS DE COMPUTACION CIENTIFICA - UM/
info:eu-repo/grantAgreement/UPV//PAID-05-09/
info:eu-repo/grantAgreement/Generalitat Valenciana//PROMETEO09%2F2009%2F013/ES/Computacion de altas prestaciones sobre arquitecturas actuales en porblemas de procesado múltiple de señal/
info:eu-repo/grantAgreement/MICINN//TEC2009-13741/ES/Spatial Audio Systems Based On Massive Parallel Processing Of Multichannel Acoustic Signals With General Purpose-Graphics Processing Units (Gp-Gpu) And Multicores/
info:eu-repo/grantAgreement/MICINN//TEC2008-06787/ES/ARQUITECTURAS DE FEC PARA SISTEMAS DE COMUNICACIONES DE MUY ALTA VELOCIDAD/
Thanks:
This work was financially supported by the Spanish Ministerio de Ciencia e Innovación (Projects TIN2008-06570-C04-02, TEC2009-13741 and TEC2008-06787), Universidad Politécnica de Valencia through “Programa de Apoyo a la ...[+]
Type: Artículo

References

Berrou C, Glavieux A, Thitimajshima P (1993) Near Shannon limit error-correcting coding and decoding: turbo-codes. In: International conference on communications, Geneva

Falcão G, Sousa L, Silva V (2008) Massive parallel LDPC decoding on GPU. In: Proceedings of the 13th ACM SIGPLAN symposium on principles and practice of parallel programming, Salt Lake City, UT, USA, February 20–23, pp 83–90

Falcão G, Silva V, Sousa L (2009) How GPUs can outperform ASICs for fast LDPC decoding. In: Proceedings of the 23rd international conference on supercomputing, Yorktown Heights, NY, USA, pp 390–399 [+]
Berrou C, Glavieux A, Thitimajshima P (1993) Near Shannon limit error-correcting coding and decoding: turbo-codes. In: International conference on communications, Geneva

Falcão G, Sousa L, Silva V (2008) Massive parallel LDPC decoding on GPU. In: Proceedings of the 13th ACM SIGPLAN symposium on principles and practice of parallel programming, Salt Lake City, UT, USA, February 20–23, pp 83–90

Falcão G, Silva V, Sousa L (2009) How GPUs can outperform ASICs for fast LDPC decoding. In: Proceedings of the 23rd international conference on supercomputing, Yorktown Heights, NY, USA, pp 390–399

Falcão G, Sousa L, Silva V, Maurinho J (2009) Parallel LDPC decoding on the Cell/B.E. processor. In: Lecture notes in computer science, vol 5409. Springer, Berlin, pp 389–403

Falcão G, Yamagiwa S, Silva V, Sousa L (2009) Parallel LDPC decoding on GPUs using a stream-based computing approach. J Comput Sci Technol 24(5):913–924

Gallager RG (1963) Low density parity check codes. Ph.D. diss, MIT

Kirk DB, Hwu WW (2010) Programming massively parallel processors. A hands on approach, NVidia. Morgan Kaufmann, San Mateo

Mackay DJC, Neal RM (1996) Near Shannon limit performance of low density parity check codes. Electron Lett 32(18):1645–1646

Richardson T, Urbanke R (2008) Modern coding theory. Cambridge University Press, Cambridge

Shannon C (1948) A mathematical theory of communication. Bell Syst Tech J 27:379–423 and 623–656

Tanner R (1981) A recursive approach to low complexity codes. IEEE Trans Inf Theory 27(5):533–547

Wang S, Cheng S, Wu Q (2008) A parallel decoding algorithm of LDPC codes using CUDA. In: Proc asilomar conference on signals, systems and computers, Pacific Grove, CA, October

[-]

recommendations

 

This item appears in the following Collection(s)

Show full item record