- -

Tridimensional block multiword LDPC decoding on GPUs

RiuNet: Repositorio Institucional de la Universidad Politécnica de Valencia

Compartir/Enviar a

Citas

Estadísticas

  • Estadisticas de Uso

Tridimensional block multiword LDPC decoding on GPUs

Mostrar el registro sencillo del ítem

Ficheros en el ítem

dc.contributor.author Martínez Zaldívar, Francisco José es_ES
dc.contributor.author Vidal Maciá, Antonio Manuel es_ES
dc.contributor.author González Salvador, Alberto es_ES
dc.contributor.author Almenar Terré, Vicenç es_ES
dc.date.accessioned 2014-03-10T16:37:03Z
dc.date.issued 2011-12
dc.identifier.issn 0920-8542
dc.identifier.uri http://hdl.handle.net/10251/36359
dc.description.abstract [EN] In this paper, we describe a parallel algorithm for LDPC (Low Density Parity Check codes) decoding on a GPU (Graphics Processing Unit) using CUDA (Compute Unified Device Architecture). The strategy of the kernel grid and block design is shown and the multiword decoding operation is described using tridimensional blocks. The performance (speedup) of the proposed parallel algorithm is slightly better than the performance found in the literature when this is relatively good, and shows a great improvement in those cases with previously reported moderate or bad performance. © 2011 Springer Science+Business Media, LLC. es_ES
dc.description.sponsorship This work was financially supported by the Spanish Ministerio de Ciencia e Innovación (Projects TIN2008-06570-C04-02, TEC2009-13741 and TEC2008-06787), Universidad Politécnica de Valencia through “Programa de Apoyo a la Investigación y Desarrollo (PAID-05-09)” and Generalitat Valenciana through project PROMETEO/2009/013.
dc.format.extent 9 es_ES
dc.language Inglés es_ES
dc.publisher Springer Verlag (Germany) es_ES
dc.relation.ispartof Journal of Supercomputing es_ES
dc.rights Reserva de todos los derechos es_ES
dc.subject CUDA es_ES
dc.subject ECC es_ES
dc.subject GPU es_ES
dc.subject LDPC es_ES
dc.subject Multiword es_ES
dc.subject Sum-Product algorithm es_ES
dc.subject Multi-word es_ES
dc.subject Computer architecture es_ES
dc.subject Computer graphics equipment es_ES
dc.subject Parallel algorithms es_ES
dc.subject Parallel architectures es_ES
dc.subject Program processors es_ES
dc.subject Satellite communication systems es_ES
dc.subject Decoding es_ES
dc.subject.classification CIENCIAS DE LA COMPUTACION E INTELIGENCIA ARTIFICIAL es_ES
dc.subject.classification INGENIERIA TELEMATICA es_ES
dc.subject.classification TEORIA DE LA SEÑAL Y COMUNICACIONES es_ES
dc.title Tridimensional block multiword LDPC decoding on GPUs es_ES
dc.type Artículo es_ES
dc.embargo.lift 10000-01-01
dc.embargo.terms forever es_ES
dc.identifier.doi 10.1007/s11227-011-0587-3
dc.relation.projectID info:eu-repo/grantAgreement/MICINN//TIN2008-06570-C04-02/ES/CONSTRUCCION Y OPTIMIZACION AUTOMATICAS DE BIBLIOTECAS PARALELAS DE COMPUTACION CIENTIFICA - UM/ es_ES
dc.relation.projectID info:eu-repo/grantAgreement/UPV//PAID-05-09/ es_ES
dc.relation.projectID info:eu-repo/grantAgreement/Generalitat Valenciana//PROMETEO09%2F2009%2F013/ES/Computacion de altas prestaciones sobre arquitecturas actuales en porblemas de procesado múltiple de señal/ es_ES
dc.relation.projectID info:eu-repo/grantAgreement/MICINN//TEC2009-13741/ES/Spatial Audio Systems Based On Massive Parallel Processing Of Multichannel Acoustic Signals With General Purpose-Graphics Processing Units (Gp-Gpu) And Multicores/
dc.relation.projectID info:eu-repo/grantAgreement/MICINN//TEC2008-06787/ES/ARQUITECTURAS DE FEC PARA SISTEMAS DE COMUNICACIONES DE MUY ALTA VELOCIDAD/
dc.rights.accessRights Cerrado es_ES
dc.contributor.affiliation Universitat Politècnica de València. Departamento de Comunicaciones - Departament de Comunicacions es_ES
dc.contributor.affiliation Universitat Politècnica de València. Departamento de Sistemas Informáticos y Computación - Departament de Sistemes Informàtics i Computació es_ES
dc.contributor.affiliation Universitat Politècnica de València. Instituto Universitario de Telecomunicación y Aplicaciones Multimedia - Institut Universitari de Telecomunicacions i Aplicacions Multimèdia es_ES
dc.contributor.affiliation Universitat Politècnica de València. Grupo interdisciplinar de computación y comunicaciones es_ES
dc.description.bibliographicCitation Martínez Zaldívar, FJ.; Vidal Maciá, AM.; González Salvador, A.; Almenar Terré, V. (2011). Tridimensional block multiword LDPC decoding on GPUs. Journal of Supercomputing. 58(3):314-322. https://doi.org/10.1007/s11227-011-0587-3 es_ES
dc.description.accrualMethod S es_ES
dc.relation.conferencename 2nd Minisymposium on High Performance Computing (HPC) Applied to Computational Problems in Science and Engineering/10th International Conference on Computational and Mathematical Methods in Science and Engineering es_ES
dc.relation.conferencedate June, 2010 es_ES
dc.relation.conferenceplace Almeria, Spain es_ES
dc.relation.publisherversion http://dx.doi.org/10.1007/s11227-011-0587-3 es_ES
dc.description.upvformatpinicio 314 es_ES
dc.description.upvformatpfin 322 es_ES
dc.type.version info:eu-repo/semantics/publishedVersion es_ES
dc.description.volume 58 es_ES
dc.description.issue 3 es_ES
dc.relation.senia 205379
dc.contributor.funder Ministerio de Ciencia e Innovación
dc.contributor.funder Generalitat Valenciana
dc.contributor.funder Universitat de València
dc.contributor.funder Universitat Politècnica de València es_ES
dc.description.references Berrou C, Glavieux A, Thitimajshima P (1993) Near Shannon limit error-correcting coding and decoding: turbo-codes. In: International conference on communications, Geneva es_ES
dc.description.references Falcão G, Sousa L, Silva V (2008) Massive parallel LDPC decoding on GPU. In: Proceedings of the 13th ACM SIGPLAN symposium on principles and practice of parallel programming, Salt Lake City, UT, USA, February 20–23, pp 83–90 es_ES
dc.description.references Falcão G, Silva V, Sousa L (2009) How GPUs can outperform ASICs for fast LDPC decoding. In: Proceedings of the 23rd international conference on supercomputing, Yorktown Heights, NY, USA, pp 390–399 es_ES
dc.description.references Falcão G, Sousa L, Silva V, Maurinho J (2009) Parallel LDPC decoding on the Cell/B.E. processor. In: Lecture notes in computer science, vol 5409. Springer, Berlin, pp 389–403 es_ES
dc.description.references Falcão G, Yamagiwa S, Silva V, Sousa L (2009) Parallel LDPC decoding on GPUs using a stream-based computing approach. J Comput Sci Technol 24(5):913–924 es_ES
dc.description.references Gallager RG (1963) Low density parity check codes. Ph.D. diss, MIT es_ES
dc.description.references Kirk DB, Hwu WW (2010) Programming massively parallel processors. A hands on approach, NVidia. Morgan Kaufmann, San Mateo es_ES
dc.description.references Mackay DJC, Neal RM (1996) Near Shannon limit performance of low density parity check codes. Electron Lett 32(18):1645–1646 es_ES
dc.description.references Richardson T, Urbanke R (2008) Modern coding theory. Cambridge University Press, Cambridge es_ES
dc.description.references Shannon C (1948) A mathematical theory of communication. Bell Syst Tech J 27:379–423 and 623–656 es_ES
dc.description.references Tanner R (1981) A recursive approach to low complexity codes. IEEE Trans Inf Theory 27(5):533–547 es_ES
dc.description.references Wang S, Cheng S, Wu Q (2008) A parallel decoding algorithm of LDPC codes using CUDA. In: Proc asilomar conference on signals, systems and computers, Pacific Grove, CA, October es_ES


Este ítem aparece en la(s) siguiente(s) colección(ones)

Mostrar el registro sencillo del ítem