Valero Bresó, A.; Petit Martí, SV.; Sahuquillo Borrás, J.; López Rodríguez, PJ.; Duato Marín, JF. (2012). Design, performance, and energy consumption of eDRAM/SRAM macrocells for L1 data caches. IEEE Transactions on Computers. 61(9):1231-1242. doi:10.1109/TC.2011.138
Por favor, use este identificador para citar o enlazar este ítem: http://hdl.handle.net/10251/36749
Title: | Design, performance, and energy consumption of eDRAM/SRAM macrocells for L1 data caches | |
Author: | ||
UPV Unit: |
|
|
Issued date: |
|
|
Abstract: |
SRAM and DRAM have been the predominant technologies used to implement memory cells in computer systems, each one having its advantages and shortcomings. SRAM cells are faster and require no refresh since reads are not ...[+]
|
|
Subjects: |
|
|
Copyrigths: | Reserva de todos los derechos | |
Source: |
|
|
DOI: |
|
|
Publisher: |
|
|
Publisher version: | http://dx.doi.org/10.1109/TC.2011.138 | |
Project ID: |
|
|
Description: |
|
|
Thanks: |
|
|
Type: |
|