- -

Silicon-aware distributed switch architecture for on-chip networks

RiuNet: Institutional repository of the Polithecnic University of Valencia

Share/Send to

Cited by

Statistics

Silicon-aware distributed switch architecture for on-chip networks

Show full item record

Roca Pérez, A.; Hernández Luz, C.; Flich Cardo, J.; Silla Jiménez, F.; Duato Marín, JF. (2013). Silicon-aware distributed switch architecture for on-chip networks. Journal of Systems Architecture. 59(7):505-515. doi:10.1016/j.sysarc.2013.03.008

Por favor, use este identificador para citar o enlazar este ítem: http://hdl.handle.net/10251/40164

Files in this item

Item Metadata

Title: Silicon-aware distributed switch architecture for on-chip networks
Author:
UPV Unit: Universitat Politècnica de València. Departamento de Informática de Sistemas y Computadores - Departament d'Informàtica de Sistemes i Computadors
Issued date:
Abstract:
[EN] It is well-known that current Chip MultiProcessor (CMP) and high-end MultiProcessor System-on-Chip (MPSoC) designs are growing in their number of components. Networks-on-Chip (NoC) provide the required connectivity ...[+]
Subjects: Networ-on-Chip , Switch design , Link power consumption
Copyrigths: Cerrado
Source:
Journal of Systems Architecture. (issn: 1383-7621 )
DOI: 10.1016/j.sysarc.2013.03.008
Publisher:
Elsevier
Publisher version: http://dx.doi.org/10.1016/j.sysarc.2013.03.008
Project ID: info:eu-repo/grantAgreement/EC/FP7/248972/EU
Thanks:
This work was supported by the Spanish MEC and MICINN, as well as by European Commission FEDER funds, under Grant CSD2006-00046. It was also partly supported by the project NaNoC (project label 248972) which is funded by ...[+]
Type: Artículo

This item appears in the following Collection(s)

Show full item record