- -

Multiple-vote symbol flipping decoder for non-binary LDPC codes

RiuNet: Repositorio Institucional de la Universidad Politécnica de Valencia

Compartir/Enviar a

Citas

Estadísticas

  • Estadisticas de Uso

Multiple-vote symbol flipping decoder for non-binary LDPC codes

Mostrar el registro sencillo del ítem

Ficheros en el ítem

dc.contributor.author García Herrero, Francisco Miguel es_ES
dc.contributor.author Li, Erbao es_ES
dc.contributor.author Declercq, David es_ES
dc.contributor.author Valls Coquillat, Javier es_ES
dc.date.accessioned 2015-06-29T16:31:13Z
dc.date.available 2015-06-29T16:31:13Z
dc.date.issued 2014-11
dc.identifier.issn 1063-8210
dc.identifier.uri http://hdl.handle.net/10251/52446
dc.description.abstract A multiple-vote symbol-flipping (MV-SF) decoding algorithm for nonbinary low-density parity-check (NB-LDPC) codes is proposed in this paper. Our algorithm improves the generalized bit-flipping algorithm (GBFDA) by considering the multiplicity of the candidates at the check-node output, to perform a more accurate symbol-flipping decision at the variable node update. The MV-SF algorithm greatly improves the frame error rate performance of GBFDA and approaches the performance of the best state-of-the-art decoders [extended min-sum and min-max (Min-Max)] with lower complexity. For a (N = 837, K = 723) NB-LDPC code over GF(32), the decoder derived from the proposed algorithm can reach a throughput higher than 500 Mb/s and a coding gain of 0.44 dB compared with the most efficient GBFDA architecture with only twice the silicon area. Our architecture has 27% efficiency gain compared with the best Min-Max architecture found in the literature, with a performance loss of just 0.21 dB at frame error rate 10(-4) es_ES
dc.description.sponsorship This work was supported in part by the Spanish Ministerio de Ciencia e Innovacion under Grant TEC2011-27916, in part by the Universitat Politecnica de Valencia under Grant SP20120625, and in part by the Institut Universitaire de France. The work of F. Garcia-Herrero was supported by the Spanish Government, Ministerio de Educacion, under Grant AP2010-5178. en_EN
dc.language Inglés es_ES
dc.publisher Institute of Electrical and Electronics Engineers (IEEE) es_ES
dc.relation.ispartof IEEE Transactions on Very Large Scale Integration (VLSI) Systems es_ES
dc.rights Reserva de todos los derechos es_ES
dc.subject Decoding es_ES
dc.subject Error correction codes es_ES
dc.subject Information theory es_ES
dc.subject Iterative decoding es_ES
dc.subject.classification TECNOLOGIA ELECTRONICA es_ES
dc.title Multiple-vote symbol flipping decoder for non-binary LDPC codes es_ES
dc.type Artículo es_ES
dc.identifier.doi 10.1109/TVLSI.2013.2292900
dc.relation.projectID info:eu-repo/grantAgreement/MICINN//TEC2011-27916/ES/ALGORITMOS Y ARQUITECTURAS DE FEC PARA FUTUROS SISTEMAS DE COMUNICACIONES/ es_ES
dc.relation.projectID info:eu-repo/grantAgreement/UPV//SP20120625/ es_ES
dc.relation.projectID info:eu-repo/grantAgreement/ME//AP2010-5178/ES/AP2010-5178/ es_ES
dc.rights.accessRights Cerrado es_ES
dc.contributor.affiliation Universitat Politècnica de València. Departamento de Ingeniería Electrónica - Departament d'Enginyeria Electrònica es_ES
dc.contributor.affiliation Universitat Politècnica de València. Instituto Universitario de Telecomunicación y Aplicaciones Multimedia - Institut Universitari de Telecomunicacions i Aplicacions Multimèdia es_ES
dc.description.bibliographicCitation García Herrero, FM.; Li, E.; Declercq, D.; Valls Coquillat, J. (2014). Multiple-vote symbol flipping decoder for non-binary LDPC codes. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 22(11):2256-2267. https://doi.org/10.1109/TVLSI.2013.2292900 es_ES
dc.description.accrualMethod S es_ES
dc.relation.publisherversion http://dx.doi.org/10.1109/TVLSI.2013.2292900 es_ES
dc.description.upvformatpinicio 2256 es_ES
dc.description.upvformatpfin 2267 es_ES
dc.type.version info:eu-repo/semantics/publishedVersion es_ES
dc.description.volume 22 es_ES
dc.description.issue 11 es_ES
dc.relation.senia 283754
dc.contributor.funder Ministerio de Ciencia e Innovación es_ES
dc.contributor.funder Universitat Politècnica de València es_ES
dc.contributor.funder Ministerio de Educación es_ES
dc.contributor.funder Institut Universitaire de France es_ES


Este ítem aparece en la(s) siguiente(s) colección(ones)

Mostrar el registro sencillo del ítem