- -

Locality-aware cache random replacement policies

RiuNet: Repositorio Institucional de la Universidad Politécnica de Valencia

Compartir/Enviar a

Citas

Estadísticas

  • Estadisticas de Uso

Locality-aware cache random replacement policies

Mostrar el registro completo del ítem

Benedicte, P.; Hernández Luz, C.; Abella, J.; Cazorla, FJ. (2019). Locality-aware cache random replacement policies. Journal of Systems Architecture. 93:48-61. https://doi.org/10.1016/j.sysarc.2018.12.007

Por favor, use este identificador para citar o enlazar este ítem: http://hdl.handle.net/10251/160830

Ficheros en el ítem

Metadatos del ítem

Título: Locality-aware cache random replacement policies
Autor: Benedicte, Pedro Hernández Luz, Carles Abella, Jaume Cazorla, Francisco J.
Entidad UPV: Universitat Politècnica de València. Departamento de Informática de Sistemas y Computadores - Departament d'Informàtica de Sistemes i Computadors
Fecha difusión:
Resumen:
[EN] Measurement-Based Probabilistic Timing Analysis (MBPTA) facilitates the analysis of complex software running on hardware comprising high-performance features. MBPTA also aims at preventing additional analysis costs ...[+]
Palabras clave: WCET , Cache memory , Replacement policy
Derechos de uso: Cerrado
Fuente:
Journal of Systems Architecture. (issn: 1383-7621 )
DOI: 10.1016/j.sysarc.2018.12.007
Editorial:
Elsevier
Versión del editor: https://doi.org/10.1016/j.sysarc.2018.12.007
Código del Proyecto:
info:eu-repo/grantAgreement/EC/H2020/772773/EU/Sustainable Performance for High-Performance Embedded Computing Systems/
info:eu-repo/grantAgreement/MINECO//RYC-2013-14717/ES/RYC-2013-14717/
info:eu-repo/grantAgreement/MINECO//TIN2015-65316-P/ES/COMPUTACION DE ALTAS PRESTACIONES VII/
info:eu-repo/grantAgreement/MECD//FPU15%2F01394/ES/FPU15%2F01394/
Agradecimientos:
This work has been partially supported by the Spanish Ministry of Economy and Competitiveness (MINECO) under grant TIN2015-65316-P, the European Research Council (ERC) under the European Union's Horizon 2020 research and ...[+]
Tipo: Artículo

References

Wilhelm, R., Engblom, J., Ermedahl, A., Holsti, N., Thesing, S., Whalley, D., … Stenström, P. (2008). The worst-case execution-time problem—overview of methods and survey of tools. ACM Transactions on Embedded Computing Systems, 7(3), 1-53. doi:10.1145/1347375.1347389

Abella, J., Padilla, M., Castillo, J. D., & Cazorla, F. J. (2017). Measurement-Based Worst-Case Execution Time Estimation Using the Coefficient of Variation. ACM Transactions on Design Automation of Electronic Systems, 22(4), 1-29. doi:10.1145/3065924

COBHAM, LEON3 Processor. Probabilistic platform, (http://www.gaisler.com/ index.php/products/processors/leon3). [+]
Wilhelm, R., Engblom, J., Ermedahl, A., Holsti, N., Thesing, S., Whalley, D., … Stenström, P. (2008). The worst-case execution-time problem—overview of methods and survey of tools. ACM Transactions on Embedded Computing Systems, 7(3), 1-53. doi:10.1145/1347375.1347389

Abella, J., Padilla, M., Castillo, J. D., & Cazorla, F. J. (2017). Measurement-Based Worst-Case Execution Time Estimation Using the Coefficient of Variation. ACM Transactions on Design Automation of Electronic Systems, 22(4), 1-29. doi:10.1145/3065924

COBHAM, LEON3 Processor. Probabilistic platform, (http://www.gaisler.com/ index.php/products/processors/leon3).

Esterel Technologies, SA, Efficient Developement of Safe Avionics Software with DO-178B Objectives Using SCADE Suite - Methodological Handbook, 2006.

International Organization for Standardization, ISO/DIS 26262. Road Vehicles – Functional Safety, 2009.

International Electrotechnical Comission, IEC 61508, Functional Safety of Electrical/Electronic/Programmable Electronic Safety-related Systems, Edition 2.0, 2009.

Kosmidis, L., Quiñones, E., Abella, J., Vardanega, T., Hernandez, C., Gianarro, A., … Cazorla, F. J. (2016). Fitting processor architectures for measurement-based probabilistic timing analysis. Microprocessors and Microsystems, 47, 287-302. doi:10.1016/j.micpro.2016.07.014

SoCLib, 2003–2012, http://www.soclib.fr/trac/dev.

Karedla, R., Love, J. S., & Wherry, B. G. (1994). Caching strategies to improve disk system performance. Computer, 27(3), 38-46. doi:10.1109/2.268884

Belady, L. A. (1966). A study of replacement algorithms for a virtual-storage computer. IBM Systems Journal, 5(2), 78-101. doi:10.1147/sj.52.0078

ARM, Cortex-R4 and Cortex-R4F Technical Reference Manual, 2006.

[-]

recommendations

 

Este ítem aparece en la(s) siguiente(s) colección(ones)

Mostrar el registro completo del ítem