- -

Thread Isolation to Improve Symbiotic Scheduling on SMT Multicore Processors

RiuNet: Repositorio Institucional de la Universidad Politécnica de Valencia

Compartir/Enviar a

Citas

Estadísticas

  • Estadisticas de Uso

Thread Isolation to Improve Symbiotic Scheduling on SMT Multicore Processors

Mostrar el registro completo del ítem

Feliu-Pérez, J.; Sahuquillo Borrás, J.; Petit Martí, SV.; Eeckhout, L. (2020). Thread Isolation to Improve Symbiotic Scheduling on SMT Multicore Processors. IEEE Transactions on Parallel and Distributed Systems. 31(2):359-373. https://doi.org/10.1109/TPDS.2019.2934955

Por favor, use este identificador para citar o enlazar este ítem: http://hdl.handle.net/10251/168879

Ficheros en el ítem

Metadatos del ítem

Título: Thread Isolation to Improve Symbiotic Scheduling on SMT Multicore Processors
Autor: Feliu-Pérez, Josué Sahuquillo Borrás, Julio Petit Martí, Salvador Vicente Eeckhout, Lieven
Entidad UPV: Universitat Politècnica de València. Departamento de Informática de Sistemas y Computadores - Departament d'Informàtica de Sistemes i Computadors
Fecha difusión:
Resumen:
[EN] Resource sharing is a critical issue in simultaneous multithreading (SMT) processors as threads running simultaneously on an SMT core compete for shared resources. Symbiotic job scheduling, which co-schedules applications ...[+]
Palabras clave: Schedules , Message systems , Symbiosis , Program processors , Degradation , Resource management , Throughput , Simultaneous multithreading (SMT) , Symbiotic job scheduling , Thread isolation
Derechos de uso: Reserva de todos los derechos
Fuente:
IEEE Transactions on Parallel and Distributed Systems. (issn: 1045-9219 )
DOI: 10.1109/TPDS.2019.2934955
Editorial:
Institute of Electrical and Electronics Engineers
Versión del editor: https://doi.org/10.1109/TPDS.2019.2934955
Código del Proyecto:
info:eu-repo/grantAgreement/EC/H2020/741097/EU/Load Slice Core: A Power and Cost-Efficient Microarchitecture for the Future/
...[+]
info:eu-repo/grantAgreement/EC/H2020/741097/EU/Load Slice Core: A Power and Cost-Efficient Microarchitecture for the Future/
info:eu-repo/grantAgreement/UPV//SP20180140/
info:eu-repo/grantAgreement/UPV//PAID-06-18/
info:eu-repo/grantAgreement/AEI/Plan Estatal de Investigación Científica y Técnica y de Innovación 2017-2020/RTI2018-098156-B-C51/ES/TECNOLOGIAS INNOVADORAS DE PROCESADORES, ACELERADORES Y REDES, PARA CENTROS DE DATOS Y COMPUTACION DE ALTAS PRESTACIONES/
info:eu-repo/grantAgreement/FWO//G.0434.16N/
info:eu-repo/grantAgreement/FWO//G.0144.17N/
info:eu-repo/grantAgreement/GVA//APOSTD%2F2017%2F052/
[-]
Descripción: © 2020 IEEE. Personal use of this material is permitted. Permissíon from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertisíng or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
Agradecimientos:
Josue Feliu has been partially supported through a postdoctoral fellowship by the Generalitat Valenciana (APOSTD/2017/052). Additional support has been provided by the Ministerio de Ciencia, Innovacion y Universidades and ...[+]
Tipo: Artículo

recommendations

 

Este ítem aparece en la(s) siguiente(s) colección(ones)

Mostrar el registro completo del ítem