- -

Addressing fairness in SMT multicores with a progress-aware scheduler

RiuNet: Repositorio Institucional de la Universidad Politécnica de Valencia

Compartir/Enviar a

Citas

Estadísticas

  • Estadisticas de Uso

Addressing fairness in SMT multicores with a progress-aware scheduler

Mostrar el registro sencillo del ítem

Ficheros en el ítem

dc.contributor.author Feliu Pérez, Josué es_ES
dc.contributor.author Sahuquillo Borrás, Julio es_ES
dc.contributor.author Petit Martí, Salvador Vicente es_ES
dc.contributor.author Duato Marín, José Francisco es_ES
dc.date.accessioned 2016-05-26T07:08:22Z
dc.date.available 2016-05-26T07:08:22Z
dc.date.issued 2015-05-25
dc.identifier.isbn 978-1-4799-8648-4
dc.identifier.issn 1530-2075
dc.identifier.uri http://hdl.handle.net/10251/64733
dc.description © 2015 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. es_ES
dc.description.abstract Current SMT (simultaneous multithreading) processors co-schedule jobs on the same core, thus sharing core resources like L1 caches. In SMT multicores, threads also compete among themselves for uncore resources like the LLC (last level cache) and DRAM modules. Per process performance degradation over isolated execution mainly depends on process resource requirements and the resource contention induced by co-runners. Consequently, the running processes progress at different pace. If schedulers are not progress aware, the unpredictable execution time caused by unfairness can introduce undesirable behaviors on the system such as difficulties to keep priority-based scheduling. This work proposes a job scheduler for SMT multicores that provides fairness to the execution of multiprogrammed workloads. To this end, the scheduler estimates per-process standalone performance by periodically creating low-contention co-schedules. These estimates are used to compute the per process progress. Then, those processes with less progress are prioritized to enhance fairness. Experimental results on a Intel Xeon with six dual-threaded SMT cores show that the proposed scheduler reduces unfairness, on average, by 3× over Linux OS. Moreover, thanks to the tread to core allocation policy, the scheduler slightly improves throughput and turnaround time. es_ES
dc.description.sponsorship This work was supported by the Spanish Ministerio de Econom´ıa y Competitividad (MINECO) and Plan E funds, under Grant TIN2012-38341-C04-01, and by the Intel Early Career Faculty Honor Program Award
dc.format.extent 10 es_ES
dc.language Inglés es_ES
dc.publisher IEEE es_ES
dc.rights Reserva de todos los derechos es_ES
dc.subject Scheduling es_ES
dc.subject Fairness es_ES
dc.subject SMT es_ES
dc.subject Multicore es_ES
dc.subject Performance estimation es_ES
dc.subject.classification ARQUITECTURA Y TECNOLOGIA DE COMPUTADORES es_ES
dc.title Addressing fairness in SMT multicores with a progress-aware scheduler es_ES
dc.type Comunicación en congreso es_ES
dc.identifier.doi 10.1109/IPDPS.2015.48
dc.relation.projectID info:eu-repo/grantAgreement/MINECO//TIN2012-38341-C04-01/ES/MEJORA DE LA ARQUITECTURA DE SERVIDORES, SERVICIOS Y APLICACIONES/ es_ES
dc.rights.accessRights Abierto es_ES
dc.contributor.affiliation Universitat Politècnica de València. Departamento de Informática de Sistemas y Computadores - Departament d'Informàtica de Sistemes i Computadors es_ES
dc.description.bibliographicCitation Feliu Pérez, J.; Sahuquillo Borrás, J.; Petit Martí, SV.; Duato Marín, JF. (2015). Addressing fairness in SMT multicores with a progress-aware scheduler. IEEE. https://doi.org/10.1109/IPDPS.2015.48 es_ES
dc.description.accrualMethod S es_ES
dc.relation.conferencename 29th IEEE International Parallel & Distributed Processing Symposium (IPDPS 2015) es_ES
dc.relation.conferencedate May 25-29, 2015 es_ES
dc.relation.conferenceplace Hyderabad, India es_ES
dc.relation.publisherversion http://dx.doi.org/10.1109/IPDPS.2015.48 es_ES
dc.type.version info:eu-repo/semantics/publishedVersion es_ES
dc.relation.senia 290877 es_ES
dc.contributor.funder Ministerio de Economía y Competitividad
dc.contributor.funder Intel Foundation


Este ítem aparece en la(s) siguiente(s) colección(ones)

Mostrar el registro sencillo del ítem