Feliu Pérez, J.; Sahuquillo Borrás, J.; Petit Martí, SV.; Duato Marín, JF. (2015). Addressing fairness in SMT multicores with a progress-aware scheduler. IEEE. https://doi.org/10.1109/IPDPS.2015.48
Por favor, use este identificador para citar o enlazar este ítem: http://hdl.handle.net/10251/64733
Título:
|
Addressing fairness in SMT multicores with a progress-aware scheduler
|
Autor:
|
Feliu Pérez, Josué
Sahuquillo Borrás, Julio
Petit Martí, Salvador Vicente
Duato Marín, José Francisco
|
Entidad UPV:
|
Universitat Politècnica de València. Departamento de Informática de Sistemas y Computadores - Departament d'Informàtica de Sistemes i Computadors
|
Fecha difusión:
|
|
Resumen:
|
Current SMT (simultaneous multithreading) processors co-schedule jobs on the same core, thus sharing core resources like L1 caches. In SMT multicores, threads also compete among themselves for uncore resources like the LLC ...[+]
Current SMT (simultaneous multithreading) processors co-schedule jobs on the same core, thus sharing core resources like L1 caches. In SMT multicores, threads also compete among themselves for uncore resources like the LLC (last level cache) and DRAM modules. Per process performance degradation over isolated execution mainly depends on process resource requirements and the resource contention induced by co-runners. Consequently, the running processes progress at different pace. If schedulers are not progress aware, the unpredictable execution time caused by unfairness can introduce undesirable behaviors on the system such as difficulties to keep priority-based scheduling.
This work proposes a job scheduler for SMT multicores that provides fairness to the execution of multiprogrammed workloads. To this end, the scheduler estimates per-process standalone performance by periodically creating low-contention co-schedules. These estimates are used to compute the per process progress. Then, those processes with less progress are prioritized to enhance fairness.
Experimental results on a Intel Xeon with six dual-threaded SMT cores show that the proposed scheduler reduces unfairness, on average, by 3× over Linux OS. Moreover, thanks to the tread to core allocation policy, the scheduler slightly improves throughput and turnaround time.
[-]
|
Palabras clave:
|
Scheduling
,
Fairness
,
SMT
,
Multicore
,
Performance estimation
|
Derechos de uso:
|
Reserva de todos los derechos
|
ISBN:
|
978-1-4799-8648-4
|
Fuente:
|
|
DOI:
|
10.1109/IPDPS.2015.48
|
Editorial:
|
IEEE
|
Versión del editor:
|
http://dx.doi.org/10.1109/IPDPS.2015.48
|
Título del congreso:
|
29th IEEE International Parallel & Distributed Processing Symposium (IPDPS 2015)
|
Lugar del congreso:
|
Hyderabad, India
|
Fecha congreso:
|
May 25-29, 2015
|
Código del Proyecto:
|
info:eu-repo/grantAgreement/MINECO//TIN2012-38341-C04-01/ES/MEJORA DE LA ARQUITECTURA DE SERVIDORES, SERVICIOS Y APLICACIONES/
|
Descripción:
|
© 2015 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
|
Agradecimientos:
|
This work was supported by the Spanish Ministerio de
Econom´ıa y Competitividad (MINECO) and Plan E funds,
under Grant TIN2012-38341-C04-01, and by the Intel Early
Career Faculty Honor Program Award
|
Tipo:
|
Comunicación en congreso
|