Browsing by Subject "Multicore"
RiuNet: Institutional repository of the Polithecnic University of Valencia
- RiuNet UPV Home
- :
- Browsing by Subject
JavaScript is disabled for your browser. Some features of this site may not work without it.
Search RiuNet
Browse
My Account
RiuNet Help
Admin. UPV
Browsing by Subject "Multicore"
Now showing items 1-20 of 25
-
Feliu Pérez, Josué; Sahuquillo Borrás, Julio; Petit Martí, Salvador Vicente; Duato Marín, José Francisco (IEEE, 2015-05-25)Current SMT (simultaneous multithreading) processors co-schedule jobs on the same core, thus sharing core resources like L1 caches. In SMT multicores, threads also compete among themselves for uncore resources like the LLC ... -
Sánchez Cervantes, María Guadalupe (Universitat Politècnica de València, 2013-05-15)En esta tesis se aborda la eliminaci'on de ruido impulsivo, gaussiano y speckle en im'agenes a color y en escala de gises. Como caso particular se puede mencionar la eliminaci'on de ruido en im'agenes m'edicas. Algunos ... -
Martínez Mas, Andrés (Universitat Politècnica de València, 2015-06-26)[EN] This project is a study of scheduling policies of systems with temporal restrictions on partitioned systems in multicore architectures. For this study it is taken as a point of departure a system with partitions, where ... -
DO CARMO BORATTO, MURILO; Alonso-Jordá, Pedro; Giménez Cánovas, Domingo; Barreto, Marcos (Springer Verlag (Germany), 2014-11)Auto-tuning techniques have been used in the design of routines in recent years. The goal is to develop routines which automatically adapt to the conditions of the computational system in such a way that efficient executions ...
-
Automatic Tuning to Performance Modelling of Matrix Polynomials on Multicore and Multi-GPU Systems Boratto, Murilo; Alonso-Jordá, Pedro; Gimenez, Domingo; Lastovetsky, Alexey (Springer-Verlag, 2017-01)[EN] Automatic tuning methodologies have been used in the design of routines in recent years. The goal of these methodologies is to develop routines which automatically adapt to the conditions of the underlying computational ... -
Picornell Sanjuan, Tomás (Universitat Politècnica de València, 2015-07-31)[ES] En este trabajo se diseña e implementa un procesador con ejecución fuera de orden siguiendo como modelo el algoritmo de Tomasulo. El procesador es reconfigurable y permite tanto la instanciación de un número variable ... -
Guaita Masiá, Francisco (Universitat Politècnica de València, 2015-07-31)[ES] En este trabajo se diseña e implementa un procesador con ejecución fuera de orden siguiendo como modelo el algoritmo de Tomasulo. El procesador es reconfigurable y permite tanto la instanciación de un número variable ... -
Lozano Torres, Raúl (Universitat Politècnica de València, 2015-07-31)[ES] En este trabajo se diseña e implementa un procesador con ejecución fuera de orden siguiendo como modelo el algoritmo de Tomasulo. El procesador es reconfigurable y permite tanto la instanciación de un número variable ... -
Holland, Mark Antony (Universitat Politècnica de València, 2015-07-31)[EN] This project involves the design and implementation of a processor with outof-order execution using the Tomasulo algorithm. The processor is configurable, allowing a variable number of resources and functional units. ... -
San Juan Sebastián, Pablo (Universitat Politècnica de València, 2015-06-25)[EN] This work focuses on designing and coding an out-of-core algorithm to solve the cholesky decomposition over a multicore machine. -
Rocher González, José Manuel (Universitat Politècnica de València, 2014-09-23)En este trabajo se implementa el sistema de excepciones para un procesador escalar con arquitectura MIPS. El procesador se ha programado utilizando el lenguaje de descripción hardware Verilog y ha sido implementado sobre ...
-
March Cabrelles, José Luis (Editorial Universitat Politècnica de València, 2015-03-30)The continuous shrink of transistor sizes has allowed more complex and powerful devices to be implemented in the same area, which provides new capabilities and functionalities. However, this complexity increase comes ... -
Boratto, Murilo; Alonso-Jordá, Pedro; Pinto, Clicia; Melo, Pedro; Barreto, Marcos; Denaxas, Spiros (Springer-Verlag, 2019-03)[EN] Record linkage is a technique widely used to gather data stored in disparate data sources that presumably pertain to the same real world entity. This integration can be done deterministically or probabilistically, ... -
Picornell-Sanjuan, Tomás; Flich Cardo, José; Duato Marín, José Francisco; Hernández Luz, Carles (Institute of Electrical and Electronics Engineers, 2020)[EN] The need for increasing the performance of critical real-time embedded systems pushes the industry to adopt complex multi-core processor designs with embedded networks-on-chip. In this paper we present hp-DCFNoC, a ... -
Alvarruiz Bermejo, Fernando; Martínez Alzamora, Fernando; Vidal Maciá, Antonio Manuel (Springer, 2016-01-18)Hydraulic solvers for the simulation of flows and pressures in water distribution systems (WDS) are used extensively, and their computational performance is key when considering optimization problems. This paper presents ... -
Garcia Valls, Maria Soledad (Elsevier Applied Science., 2019-06)[EN] This paper describes an approach to improve the performance of the distributed audio-processing functions for audio surveillance systems. In order to increase portability, current distributed audio-processing uses the ...
-
DO CARMO BORATTO, MURILO (Universitat Politècnica de València, 2015-03-31)El presente trabajo se inscribe en el campo de la computación paralela y, más en concreto, en el desarrollo y utilización de modelos computacionales en arquitecturas paralelas heterogéneas para la resolución de ... -
Ramiro Sánchez, Carla; Roger Varea, Sandra; Gonzalez, Alberto; Almenar Terré, Vicenç; Vidal Maciá, Antonio Manuel (Springer-Verlag, 2013)[EN] Multicore systems allow the efficient implementation of signal processing algorithms for communication systems due to their high parallel processing capabilities. In this paper, we present a high-throughput multicore ... -
Barrera Vilar, David; Gasulla Mestre, Ivana; Sales Maicas, Salvador (Institute of Electrical and Electronics Engineers (IEEE), 2015-06-17)We have implemented a multipoint two-dimensional curvature optical fiber sensor based on a non-twisted homogeneous four-core fiber. A theoretical approach to model the mechanical behavior of these fibers under curvature ... -
Ubal Tena, Rafael (Universitat Politècnica de València, 2010-09-01)Los procesadores superescalares actuales utilizan un reorder buffer (ROB) para contabilizar las instrucciones en vuelo. El ROB se implementa como una cola FIFO first in first out en la que las instrucciones se insertan en ...
Now showing items 1-20 of 25
Content on this site is licensed under a Creative Commons Attribution-Non Commercial-No Derivs (by-nc-nd) License, except where otherwise noted.
Universitat Politècnica de València. Unit of cientific documentation (+34) 96 387 70 85 · RiuNet@bib.upv.es