- -

Hardware architecture of a gaussian noise generator based on inversion method

RiuNet: Repositorio Institucional de la Universidad Politécnica de Valencia

Compartir/Enviar a

Citas

Estadísticas

  • Estadisticas de Uso

Hardware architecture of a gaussian noise generator based on inversion method

Mostrar el registro sencillo del ítem

Ficheros en el ítem

dc.contributor.author Gutiérrez, Roberto G. es_ES
dc.contributor.author Torres Carot, Vicente es_ES
dc.contributor.author Valls Coquillat, Javier es_ES
dc.date.accessioned 2014-01-30T18:56:14Z
dc.date.issued 2012-08
dc.identifier.issn 1549-7747
dc.identifier.uri http://hdl.handle.net/10251/35284
dc.description.abstract In this brief, we present a hardware-based Gaussian noise generator (GNG) with low hardware cost, high generation rate, and high Gaussian tail accuracy. The proposed generator is based on a piecewise polynomial approximation of the inverse cumulative distribution function (ICDF). We propose to avoid the area-demanding barrel-shifter of the ICDF approximation by means of creating a new uniform random sequence from the uniform random number generator output. The GNG architecture has been implemented in field-programmable gate array devices, and the implementation results are compared with other published designs, achieving a higher deviation with fewer hardware resources. Our GNG generates 242 Msps of random noise and achieves a tail of 13.1 sigma with 442 slices, two multipliers, and two Block-RAM of a Virtex-II device. The generator output successfully passed commonly used statistical tests. © 2012 IEEE. es_ES
dc.description.sponsorship This work was supported by Fondo Europeo de Desarrollo Regional and the Spanish Ministerio de Ciencia e Innovacion under Grant TEC2008-06787 and Grant TEC2011-27916. This brief was recommended by Associate Editor Y. Ha. en_EN
dc.format.extent 5 es_ES
dc.language Inglés es_ES
dc.publisher Institute of Electrical and Electronics Engineers (IEEE) es_ES
dc.relation.ispartof IEEE Transactions on Circuits and Systems II: Express Briefs es_ES
dc.rights Reserva de todos los derechos es_ES
dc.subject Additive white Gaussian noise (AWGN) es_ES
dc.subject Inversion method es_ES
dc.subject Piecewise polynomial approximation es_ES
dc.subject Additive White Gaussian noise es_ES
dc.subject Gaussian tails es_ES
dc.subject Generation rate es_ES
dc.subject Hardware architecture es_ES
dc.subject Hardware resources es_ES
dc.subject Inverse cumulative distribution functions es_ES
dc.subject Inversion methods es_ES
dc.subject Low hardware costs es_ES
dc.subject Random noise es_ES
dc.subject Random number generators es_ES
dc.subject Random sequence es_ES
dc.subject Virtex-II device es_ES
dc.subject Hardware es_ES
dc.subject Polynomial approximation es_ES
dc.subject Random number generation es_ES
dc.subject Statistical tests es_ES
dc.subject White noise es_ES
dc.subject Gaussian noise (electronic) es_ES
dc.subject.classification TECNOLOGIA ELECTRONICA es_ES
dc.title Hardware architecture of a gaussian noise generator based on inversion method es_ES
dc.type Artículo es_ES
dc.embargo.lift 10000-01-01
dc.embargo.terms forever es_ES
dc.identifier.doi 10.1109/TCSII.2012.2204119
dc.relation.projectID info:eu-repo/grantAgreement/MICINN//TEC2008-06787/ES/ARQUITECTURAS DE FEC PARA SISTEMAS DE COMUNICACIONES DE MUY ALTA VELOCIDAD/ es_ES
dc.relation.projectID info:eu-repo/grantAgreement/MINECO//TEC2011-27916/ES/ALGORITMOS Y ARQUITECTURAS DE FEC PARA FUTUROS SISTEMAS DE COMUNICACIONES/ es_ES
dc.rights.accessRights Cerrado es_ES
dc.contributor.affiliation Universitat Politècnica de València. Departamento de Ingeniería Electrónica - Departament d'Enginyeria Electrònica es_ES
dc.contributor.affiliation Universitat Politècnica de València. Instituto Universitario de Telecomunicación y Aplicaciones Multimedia - Institut Universitari de Telecomunicacions i Aplicacions Multimèdia es_ES
dc.description.bibliographicCitation Gutiérrez, RG.; Torres Carot, V.; Valls Coquillat, J. (2012). Hardware architecture of a gaussian noise generator based on inversion method. IEEE Transactions on Circuits and Systems II: Express Briefs. 59(8):501-505. doi:10.1109/TCSII.2012.2204119 es_ES
dc.description.accrualMethod S es_ES
dc.relation.publisherversion http://dx.doi.org/10.1109/TCSII.2012.2204119 es_ES
dc.description.upvformatpinicio 501 es_ES
dc.description.upvformatpfin 505 es_ES
dc.type.version info:eu-repo/semantics/publishedVersion es_ES
dc.description.volume 59 es_ES
dc.description.issue 8 es_ES
dc.relation.senia 231273
dc.contributor.funder European Regional Development Fund es_ES


Este ítem aparece en la(s) siguiente(s) colección(ones)

Mostrar el registro sencillo del ítem